Fault tolerant memory

Details Fault tolerant memory Fault tolerant memory

1993-08-30

1995-07-18

Baker, Stephen M.

Excavating

G06F 1120

Patent

active

054348684

ABSTRACT:
A fault tolerant memory system including a plurality of memory chips arranged to produce an array of addressable locations. Each addressable location has a plurality of data bits and a plurality of check bits for checking the integrity of all the data bits and check bits at a given addressable location. A pool of spare chips including at least two spare chips are available for assignment to replace any of the memory chips or a previously assigned spare chip in the event that a chip failure is identified. A memory maintenance facility for detecting and assigning spares, in response to the data bits and the check bits read from a given location in memory, is provided for detecting a failing memory chip or previously assigned spare chip and for assigning a previously unassigned spare chip to replace the failing memory chip or previously assigned spare chip.

REFERENCES:
patent: 3331058 (1967-07-01), Perkins, Jr.
patent: 3436734 (1969-04-01), Pomerene et al.
patent: 4393474 (1983-07-01), McElroy
patent: 4450559 (1984-05-01), Bond et al.
patent: 4456993 (1984-06-01), Taniguchi et al.
patent: 4458349 (1984-07-01), Aichelmann, Jr. et al.
patent: 4479214 (1984-10-01), Ryan
patent: 4483001 (1984-11-01), Ryan
patent: 4485471 (1984-11-01), Singh et al.
patent: 4488298 (1984-12-01), Bond et al.
patent: 4584681 (1986-04-01), Singh et al.
patent: 4584682 (1986-04-01), Shah et al.
patent: 4653050 (1986-04-01), Singh et al.
patent: 4993030 (1991-02-01), Krakauer et al.
patent: 5148432 (1992-09-01), Gordon et al.
Rennels, D. et al., "RMS: A Reliability Modeling System for Self-Repairing Computers", 1973 International Conf. on Fault-Tolerant Computing, pp. 131-135.
Losg, J., "Influence of Fault-Detection and Switching Mechanisms on the Reliability of Stand-By Systems", 1975 Int'l. Conf. on Fault-Tolerant Computing, pp. 81-86.
Carter, W. et al., "Implementation of an Experimental Fault-Tolerant Memory System", IEEE Trans. on Computers, vol. C-25, No. 6, Jun. 1976, pp. 557-568.
Grosspietsch, K. et al., "A Dynamic Reconfiguration Scheme for Stand-By Memory Systems", Digital Processes, vol. 6, Autumn-Winter 1980, pp. 257-270.
Sarrazin, D. et al, "Fault-Tolerant Semiconductor Memories", Computer, Aug. 1984, pp. 49-56.
Rao, T. et al, Error-Control Coding for Computer Systems, .COPYRGT. 1989, published by Prentice-Hall, Inc., pp. 65, 138-143.
Chen, C., "Error Correcting Codes for Semiconductor Memory Applications: A State of the Art Review", IBM J. Res. Devel., vol. 28, No. 2, pp. 124-134.
Patterson, D. et al., "A Case for Redundant Arrays of Inexpensive Disks (RAID)", Proc. ACM SIGMOD Conf., Jun. 1988, pp. 109-116.
IEEE Transactions On Computers, vol. C-20, No. 11, Nov. 1971 pp. 1306-1311 entitled "Reliability Modeling For Fault-Tolerant Computers".
IBM J. Res. Develop. vol. 28, No. 2, Mar. 1984, pp. 184-195 by C. L. Chen and R. A. Rutledge entitled "Fault-Tolerant Memory Simulator".
IBM J. Res. Develop. vol. 28, No. 2, Mar. 1984, pp. 196-205 by M. R. Libson and H. E. Harvey entitled "A General-Purpose Memory Reliability Simulator".
IBM J. Res. Devel., vol. 28, No. 2, Mar. 1984, pp. 177-183, entitled "Fault-Tolerant Design Techniques For Semiconductor Memory Applications".
IBM J. Res. Devel., vol. 28, No. 2, Mar. 1984, pp. 124-134, entitled "Error-Correcting Codes For Semiconductor Memory Applications: A State-of-the-Art Review".

Affiliated with

Also associated with

Rating

Fault tolerant memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2421542