Digital correlators incorporating analog neural network structur

Details Digital correlators incorporating analog neural network structur Digital correlators incorporating analog neural network structur

1990-12-14

1992-05-19

Fleming, Michael R.

Boots, shoes, and leggings

395 24, 364602, G06F 1518

Patent

active

051154927

ABSTRACT:
Plural-bit digital input signals to be subjected to weighted summation are bit-sliced; and a number N of respective first through N.sup.th weighted summations of the bits of the digital input signals in each bit slice are performed, resulting in a respective set of first through N.sup.th partial weighted summation results. Each weighted summation of a bit slice of the digital input signals is performed using a capacitive network that generates partial weighted summation results in the analog regime; and analog-to-digital conversion circuitry digitizes the partial weighted summation results. Weighted summations of the digitized partial weighted summation results of similar ordinal number are then performed to generate first through N.sup.th final weighted summation results in digital form, which results are respective correlations of the pattern of the digital input signals with the patterns of weights established by the capacitive networks. A neural net layer can be formed by combining such weighted summation circuitry with digital circuits processing each final weighted summation result non-linearly, with a system function that is sigmoidal.

REFERENCES:
patent: 4156284 (1979-05-01), Engeler
patent: 4807168 (1989-02-01), Moopenn et al.
patent: 4866645 (1989-09-01), Lish
patent: 4873661 (1989-10-01), Tsividis
patent: 4896287 (1990-01-01), O'Donnell et al.
patent: 4903226 (1990-02-01), Tsividis
patent: 4931674 (1990-06-01), Kub et al.
patent: 4941122 (1990-07-01), Weideman
patent: 4942367 (1990-07-01), Milkovic
patent: 4988891 (1991-01-01), Mashiko
Eberhardt et al., "Design of Parallel H051137537 Hardware Neural Network Systems from Custom Analog VLSI Building Block Chips", IJCNN '89, pp. II-183-II-190.
Schwartz et al., "A Programmable Analog Neural Network Chip", IEEE Jour. Solid-State Circuits, vol. 24(3), 1989, pp. 688-697.
Kub et al., "Programmable Analog Vector-Matrix Multipliers", IEEE Jour. Solid-State Circuits, vol. 25(1), 1990, pp. 207-214.

Affiliated with

Also associated with

Rating

Digital correlators incorporating analog neural network structur does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital correlators incorporating analog neural network structur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital correlators incorporating analog neural network structur will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2420192