Thermal asperity compensation using multiple sync marks for retr

Details Thermal asperity compensation using multiple sync marks for retr Thermal asperity compensation using multiple sync marks for retr

1996-11-07

1998-12-01

Baker, Stephen M.

Excavating

360 51, 371 403, 371 42, G11B 2010, G11B 2014, G11B 2018

Patent

active

058449205

ABSTRACT:
A magnetic disk storage system is disclosed wherein byte synchronization to sector data is achieved even when noise in the read channel, due for instance to a thermal asperity (TA), corrupts the primary preamble and/or sync mark fields or causes a loss of frequency or phase lock. The data sector format is modified to comprise at least one secondary sync mark in addition to the conventional primary sync mark recorded at the beginning of the data field. In this manner, when the primary sync mark becomes undetectable due to errors, or when byte synchronization is lost, the storage system can still synchronize to the data sector using the secondary sync mark. The secondary sync mark is preferably spaced apart from the primary sync mark with either a gap (no data) or user data inserted inbetween. In the latter embodiment, two methods are employed to recover user data inbetween the primary and secondary sync marks when the primary sync mark is undetectable: on-the-fly erasure pointer error correction, and buffering to facilitate retroactive synchronization. The secondary sync mark may optionally include a secondary preamble to facilitate phase locking to the data when the primary preamble is corrupted by errors. The present invention also provides "split segment" resynchronization for synchronizing a first section of data using a first mark, and retroactively synchronizing a second section of data using a following sync mark when synchronization is lost.

REFERENCES:
patent: 4622602 (1986-11-01), Kutaragi
patent: 4945538 (1990-07-01), Patel
patent: 5109385 (1992-04-01), Karp et al.
patent: 5175655 (1992-12-01), Satomura
patent: 5231545 (1993-07-01), Gold
patent: 5233482 (1993-08-01), Galbraith et al.
patent: 5278703 (1994-01-01), Rub et al.
patent: 5321559 (1994-06-01), Nguyen et al.
patent: 5379160 (1995-01-01), Otani
patent: 5406426 (1995-04-01), Culley et al.
patent: 5416760 (1995-05-01), Masood et al.
patent: 5422760 (1995-06-01), Abbott et al.
patent: 5446715 (1995-08-01), Satomura
patent: 5448571 (1995-09-01), Hong et al.
patent: 5466743 (1995-11-01), Zook
patent: 5559840 (1996-09-01), Melas et al.
patent: 5604646 (1997-02-01), Yamawaki
patent: 5623474 (1997-04-01), Oshio et al.
patent: 5701314 (1997-12-01), Armstrong et al.
patent: 5715110 (1998-02-01), Nishiyama et al.
Hassner, M., et al., "On-The-Fly Error Correction in Data Storage Channels", IEEE Transactions on Magnetics, vol. 31, No. 2, Mar. 1995, pp. 1149-1154.
Practical Error Correction Design For Engineers, Second Edition, Neal Glover and Trent Dudley, pp. 250-269.
Glover, N., Proposed EDAC Scheme For 51/4 Inch Optical Storage Devices, 1986, Data Systems Technology, Corp., pp. 1-41.
Cirrus Logic, Data Sheet on "Optical Disk ENDEC/ECC," part No. CL-SM330, pp. 22-36, Apr. 1991.

Affiliated with

Also associated with

Rating

Thermal asperity compensation using multiple sync marks for retr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Thermal asperity compensation using multiple sync marks for retr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thermal asperity compensation using multiple sync marks for retr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2401242