Boots – shoes – and leggings
Patent
1987-08-10
1989-04-18
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 944, G06F 1516
Patent
active
048232572
ABSTRACT:
An information processing system including a host CPU and a plurality of external memories is disclosed in which each of the external memories is formed of a smart memory having a large memory capacity, a linear address arrangement and an arithmetic and logical function, and the host CPU and each smart memory are coupled by a common intermediate language. In this information processing system, the number of accesses between the host CPU and each smart memory having a large memory capacity decreases, that is, an access gap is reduced. And the host CPU and the smart memories can be coupled to one another by the common intermediate language in a unific manner, even when internal languages used in the smart memories are different from each other.
REFERENCES:
patent: 4309756 (1982-01-01), Beckler
patent: 4642764 (1987-02-01), Auslander et al.
patent: 4656582 (1987-04-01), Chaitin et al.
patent: 4656583 (1987-04-01), Auslander et al.
patent: 4667290 (1987-05-01), Goss et al.
patent: 4747044 (1988-05-01), Schmidt et al.
patent: 4773007 (1988-09-01), Kanada et al.
Hitachi , Ltd.
Kriess Kevin A.
Shaw Gareth D.
LandOfFree
Information processing system having smart memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing system having smart memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing system having smart memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2400052