Facsimile and static presentation processing – Static presentation processing – Attribute control
Patent
1991-05-09
1993-01-05
Groody, James J.
Facsimile and static presentation processing
Static presentation processing
Attribute control
358 36, 358166, H04N 964
Patent
active
051776006
ABSTRACT:
Disclosed is a noise reduction circuit in which a YC-separated luminance signal and a YC-separated chromaticity signal are separately processed for noise reduction. In the noise reduction circuit, delay elements incorporated in a YC separation circuit are also used as delay elements in a contour correction circuit so as to attain the desired purpose of noise reduction in both the luminance signal and the chromaticity signal and also the desired purpose of contour correction. Thus, both the noise reduction and the contour correction can be achieved by the noise reduction circuit which is simple in structure and inexpensive.
REFERENCES:
patent: 4355333 (1982-10-01), Sato
patent: 4843457 (1989-06-01), Yamagata
patent: 5019895 (1991-05-01), Yamamoto et al.
patent: 5051818 (1991-09-01), Mishima
Takahashi, "Noise Reducer", The Journal of the Institute of Television Egineers of Japan, vol. 33, No. 4, pp. 296-300, 1979.
Imai Kiyoshi
Kageyama Atsuhisa
Monta Hiroki
Groody James J.
Lee Michael H.
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Noise reduction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Noise reduction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noise reduction circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2394684