Vertical power MOS device with increased ruggedness and method o

Details Vertical power MOS device with increased ruggedness and method o Vertical power MOS device with increased ruggedness and method o

1993-06-07

1994-12-20

Thomas, Tom

Fishing, trapping, and vermin destroying

437 29, 437 40, H01L 21265

Patent

active

053745710

ABSTRACT:
A semiconductor device of improved ruggedness is provided which comprises a semiconductor substrate having a region of a first conductivity type on a major surface thereof; a first base region of opposite conductivity type formed selectively within said regions of first conductivity type; a second base region of opposite conductivity type formed selectively within said first base region and having a higher impurity concentration than that of said first base region; a source region of one conductivity type formed within said first and second base regions and overlying said second base region; and a polysilicon gate electrode opposed to a channel region with a gate insulating layer interposed therebetween; wherein the second base region and the source region are formed substantially entirely within the first base region; the second base region is smaller in depth than the first base region and is formed at a distance sufficiently close to the channel region to effectively reduce parasitic resistance in the first base region, the lateral edges of the second base region being substantially aligned with the lateral edges of the gate electrode; the first base region and the source region are formed by sequential implantation through the polysilicon gate electrode region using edges of the polysilicon gate electrode as a self-aligned mask, followed by implantation of the second base region without substantial lateral diffusion using the polysilicon gate electrode as a mask; and the polysilicon gate electrode is of a thickness sufficient to mask for selected depths of implantation in the first base region.

REFERENCES:
patent: 4417385 (1983-11-01), Temple
patent: 4774198 (1988-09-01), Contiero et al.
patent: 4914047 (1990-04-01), Seki
patent: 4987098 (1991-01-01), Nishiura et al.
patent: 5023191 (1991-06-01), Sakurai
patent: 5034336 (1991-07-01), Seki

Affiliated with

Also associated with

Rating

Vertical power MOS device with increased ruggedness and method o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vertical power MOS device with increased ruggedness and method o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical power MOS device with increased ruggedness and method o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2385932