Digital time domain noise filter

Details Digital time domain noise filter Digital time domain noise filter

1981-10-05

1984-02-14

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307247R, 307255, 307543, H03K 1730, H03K 1760, H03K 501, H03K 508

Patent

active

044319304

ABSTRACT:
A trigger circuit with hysteresis is created by driving a latch circuit set and reset terminals through a pair of emitter driven complementary transistors the bases of which are returned to a reference potential V.sub.REF. The hysteresis is set by the V.sub.BE potentials of the complementary transistors. When the input emitters are driven more than one V.sub.BE above V.sub.REF, one transistor will conduct and set the latch. When the input falls below one V.sub.BE below V.sub.REF, the other transistor will conduct and reset the latch. A digital filter is created by coupling a capacitor across the trigger circuit input and digitally driving the capacitor through a transconductance amplifier.

REFERENCES:
patent: 3018386 (1962-01-01), Chase
patent: 3054910 (1962-09-01), Bothwell
patent: 3192403 (1965-06-01), Bernfeld et al.
patent: 3230521 (1966-01-01), Davis
patent: 3260943 (1966-07-01), Huelsman et al.
patent: 3460000 (1969-08-01), Kiffmeyer
patent: 3737682 (1973-06-01), Ahmed

Affiliated with

Also associated with

Rating

Digital time domain noise filter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital time domain noise filter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital time domain noise filter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2377022