Boots – shoes – and leggings
Patent
1985-12-12
1989-07-25
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1516, G06F 1300
Patent
active
048520489
ABSTRACT:
In a cellular array including a matrixed array of processing elements, the processing elements are controlled by software to overcome manufacturing defects, to cooperate together to form words of varying size and to replace cells that become defective during the lifetime of the processor. These cells communicate with memory external to the chip via a time division multiplex bus. The bus is 32-bits wide and each cell is connected to both the upper half and the lower half of the bus. Configuration bits that are loaded into a cell cause communication over the top half or the bottom half of the bus according to the significance of the bits placed in the cells. Words between 16-bits and 246-bits in length may be formed in a case where 20 such cells are implemented on a single chip with four of the cells being deemed to be spare parts. For simplicity, typical word sizes would be 2n.times.16 bits although in principle any multiple of 16-bits may be obtained. Each cell contains a 16-bit multiport RAM providing general purpose registers for use by the programmer as well as systems registers. The systems registers accommodate the processor status word, a multiplier quotient register, a full-function arithmetic logic unit and path logic to connect the cells together and control the flow of information through the path logic according to the instruction being executed.
REFERENCES:
patent: 3979728 (1976-09-01), Reddaway
patent: 3984819 (1976-10-01), Anderson
patent: 4065808 (1977-12-01), Schomberg et al.
patent: 4214302 (1980-06-01), Schmidt
patent: 4380046 (1983-04-01), Fung
patent: 4447878 (1984-05-01), Kinnie et al.
patent: 4467447 (1984-08-01), Takahashi et al.
Chuan-lin Wu, "Multiprocessing Technology", Computer, Jun. 1985, pp. 6-7.
Lerner, Eric, "Parallel Processing Gets Down to Business", High Technology, Jul. 1985, pp. 20-28.
Batcher, Kenneth, Design of a Massively Parallel Processor, IEEE Transactions on Computers, Sep. 1980, pp. 1-9.
Kondo, Toshio et al., An LSI Adaptive Array Processor, Aug. 3, 1982.
Parhami, Behrooz et al., A Study of Fault Tolerance Techniques for Associative Processors, 1974, pp. 643-652.
Reddi; S. S. et al., "A Restructurable Computer System", IEEE Transactions on Computers, vol. C-27, No. 1, Jan. 1978, pp. 1-20.
"The Massively Parallel Processor", from Computer Architecture and Parallel Processing, by Kai Hwang and Faye A. Briggs, McGraw-Hill Book Co., 1984.
ITT Corporation
Kriess Kevin A.
Peterson Thomas L.
Shaw Gareth D.
LandOfFree
Single instruction multiple data (SIMD) cellular array processin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single instruction multiple data (SIMD) cellular array processin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single instruction multiple data (SIMD) cellular array processin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2363775