Boots – shoes – and leggings
Patent
1995-08-22
1997-10-07
Teska, Kevin J.
Boots, shoes, and leggings
364578, G01V 320
Patent
active
056755023
ABSTRACT:
Node voltages in a net involving non-linear circuit elements are estimated, successively from one point in time to the next, without a computation-intensive step of solving a set of simultaneous equations. An RC tree representing the net is obtained by modeling circuit elements with resistors, capacitors and voltage sources. Voltages on nodes of the RC tree at a second point in time are then estimated given voltages on the nodes at a previous point in time, by: 1) performing a circuit substitution that enforces a backward stepping rule, and 2) performing a DC analysis thereby obtaining node voltages at the second point in time. In this way, estimated node voltages at successive points in time are obtained by repeating the circuit substitution for the next point in time and by repeating the DC analysis to obtain node voltages at the next point in time. The length of time required for the voltage on a selected node to reach a threshold voltage is the estimated propagation delay.
REFERENCES:
patent: 3500184 (1970-03-01), Irving
patent: 3570143 (1971-03-01), Moore et al.
patent: 3631232 (1971-12-01), Perreault et al.
patent: 4635218 (1987-01-01), Widdoes, Jr.
patent: 4791593 (1988-12-01), Hennion
patent: 4815024 (1989-03-01), Lewis
patent: 4873459 (1989-10-01), Gamal et al.
patent: 4918643 (1990-04-01), Wong
patent: 4939681 (1990-07-01), Yokomizo et al.
patent: 5025402 (1991-06-01), Winkelstein
patent: 5047971 (1991-09-01), Horwitz
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5105374 (1992-04-01), Yoshida
patent: 5122685 (1992-06-01), Chan et al.
patent: 5297066 (1994-03-01), Mayes
patent: 5353433 (1994-10-01), Sherman
patent: 5379231 (1995-01-01), Pillage et al.
patent: 5400270 (1995-03-01), Fukui et al.
patent: 5408638 (1995-04-01), Sagawa et al.
William H. Press et al., "Numerical Recipes in C, The Art of Scientific Computing", Cambridge University Press, pp. 734-747, (1992).
1994 QuickLogic Data Book, pp. 1-5 to 1-16, 2-1 to 2-16, (1994).
1994 Actel FPGA Data Book and Design Guide, pp. ii to xii, 1-31 to 1-77, 5-3 to 5-6 (1993).
1994 Xilinx Data Book, pp. 2-1 to 2-46 (1994).
Stephen M. Trimberger, "Field-Programmable Gate Array Technology", pp. viii-x, 1-14 (1994).
Pillage et al., "Electronic Circuit and System Simulation Methods", McGraw-Hill Books, pp. 75-86 and 113 (1995).
Rohrer, et al., "Quasi-Static Control of Explicit Algorithms for Transient Analysis", IEEE Transactions on Computer-Aided Design, vol. CAD-3, No. 3, pp. 227-234, Jul. (1984).
Rohrer, et al., "A Modified Forward Euler Approach to Stable Step Response Computations", IEEE Transactions on Circuits and Systems, vol. CAS-28, No. 3, pp. 180-186, Mar. (1981).
Brayton, et al., "A New Efficient Algorithm for Solving Differential-Algebraic Systems Using Implicit Backward Differentiation Formulas", Proceedings of the IEEE, vol. 60, No. 1, pp. 98-108, Jan. (1972).
Kuh, et al., "The State-Variable Approach to Network Analysis", Proceedings of the IEEE, pp. 672-686 (1965).
Rabbat, et al., "A Latent Macromodular Approach to Large-Scale Sparse Networks", IEEE Transactions on Circuits and Systems, vol. CAS-23, No. 12, pp. 745-752, Dec. (1976).
Nagel, et al., "Computer Analysis of Nonlinear Circuits, Excluding Radiation (Cancer)", IEEE Journal of Solid-State Circuits, vol. SC-6, No. 4, pp. 166-182, Aug. (1971).
Fiul Dan
QuickLogic Corporation
Teska Kevin J.
Wallace T. Lester
LandOfFree
Estimating propagation delays in a programmable device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Estimating propagation delays in a programmable device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Estimating propagation delays in a programmable device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2362286