Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Patent
1994-10-19
1996-10-22
Young, Brian K.
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
H03M 168
Patent
active
055681450
ABSTRACT:
A current source DAC is provided including a plurality of current source cells arranged in an array of a plurality of columns and rows. Among the plurality of current source cells is a plurality of least significant bit cells, wherein each least significant bit cell includes at least one current source cell. The plurality of least significant bit cells includes current source cells from among a centrally located column of the array. Also among the plurality of current source cells is a plurality of most significant bit cells. Each most significant bit cell includes a plurality of current source cells electrically added together and physically located along a diagonal path across the columns and rows of the array. The current source cell include CMOS transistors. The physical layout and electrical connection scheme reduces DNL errors due to transistor process gradients.
REFERENCES:
patent: 4503421 (1985-03-01), Hareyama et al.
patent: 4935740 (1990-06-01), Schouwenhaars et al.
Matching Properties of MOS Transistors, Pelgrom et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989 pp. 1433-1439.
Analog Devices Inc.
Young Brian K.
LandOfFree
MOS current source layout technique to minimize deviation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS current source layout technique to minimize deviation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS current source layout technique to minimize deviation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2362005