Method and workpiece for connecting a thin layer to a monolithic

Details Method and workpiece for connecting a thin layer to a monolithic Method and workpiece for connecting a thin layer to a monolithic

1994-09-28

1996-10-22

Picardat, Kevin M.

Fishing, trapping, and vermin destroying

437205, 437211, 437214, 437217, 437974, H01L 2160

Patent

active

055676545

ABSTRACT:
A fabrication method and resultant monolithic electronic module having a separately formed thin-film layer attached to a side surface. The fabrication method includes providing an electronic module composed of stacked integrated circuit chips. A thin-film layer is separately formed on a temporary support which is used to attach the thin-film layer to the electronic module. The disclosed techniques may also be used for attaching an interposer, which may include active circuity, to an electronic module. Specific details of the fabrication method, resulting multichip packages, and various thin-film structures are set forth.

REFERENCES:
patent: 4706166 (1987-11-01), Go
patent: 4722765 (1988-02-01), Ambros et al.
patent: 4801992 (1989-01-01), Golubic
patent: 4922378 (1990-05-01), Malhi et al.
patent: 4999311 (1991-03-01), Dzarnoski, Jr. et al.
patent: 5019043 (1991-05-01), Fassbender et al.
patent: 5031072 (1991-07-01), Malhi et al.
patent: 5059557 (1991-10-01), Cragon et al.
patent: 5107586 (1992-04-01), Eichelberger et al.
patent: 5155067 (1992-10-01), Wood et al.
patent: 5239447 (1993-08-01), Cotues et al.
patent: 5266833 (1993-11-01), Capps
patent: 5270261 (1993-12-01), Bertin et al.
patent: 5279029 (1994-01-01), Burns
patent: 5281852 (1994-01-01), Normington
patent: 5397747 (1995-03-01), Angiulli et al.
patent: 5426072 (1995-06-01), Finnila
patent: 5432681 (1995-07-01), Linderman
Stoller, H. I., "Edge-Mounted Chip Assembly For Microprocessors," IBM Technical Disclosure Bulletin, vol. 23, No. 2, pp. 581-582, Jul. 1980.
Henle, R. A., "Vertical Chip Packaging," IBM Technical Disclosure Bulletin, vol. 20, No. 11A, pp. 4339-4340, Apr. 1978.
Gillett, J. B., "Inexpensive Chip Package," IBM Technical Disclosure Bulletin, vol. 33, No. 1A, pp. 272-273, Jun. 1990.

Affiliated with

Also associated with

Rating

Method and workpiece for connecting a thin layer to a monolithic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and workpiece for connecting a thin layer to a monolithic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and workpiece for connecting a thin layer to a monolithic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2358491