Fishing – trapping – and vermin destroying
Patent
1986-04-10
1989-07-25
Saba, William G.
Fishing, trapping, and vermin destroying
148DIG70DIG.117, 148DIG141, 156653, 156657, 357 231, 357 235, 357 239, 357 2311, 357 41, 357 42, 437 29, 437 34, 437 40, 437 48, 437 50, 437 58, H01L 2126, H01L 2131
Patent
active
048513644
ABSTRACT:
The present invention deals with a semiconductor memory circuit device, in which a memory array portion of a rectangular shape consisting of semiconductor non-volatile memory elements is formed on a main surface of the semiconductor substrate, a low voltage driver circuit (decoder) is formed along a side of the memory array portion, and a high voltage driver circuit is formed along an opposite side of the memory array portion. This permits a reduction in word line length and avoids crossing of the word lines to permit increased operation speed and, particularly, increased reading speed.
REFERENCES:
patent: 3853633 (1974-12-01), Armstrong
patent: 3983572 (1976-09-01), Johnson
patent: 4027380 (1977-06-01), Deal et al.
patent: 4110899 (1978-09-01), Nagasawa et al.
patent: 4179311 (1979-12-01), Athanas
patent: 4268321 (1981-05-01), Meguro
patent: 4285116 (1981-08-01), Meguro
patent: 4377818 (1983-03-01), Kuo et al.
patent: 4385432 (1983-05-01), Kuo et al.
Hagiwara Takaaki
Itoh Yokichi
Kondo Ryuji
Minami Shin-ichi
Yatsuda Yuji
Hitachi , Ltd.
Saba William G.
LandOfFree
Method of forming well regions for field effect transistors util does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming well regions for field effect transistors util, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming well regions for field effect transistors util will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2358038