Dual master shift register bit

Details Dual master shift register bit Dual master shift register bit

1983-08-04

1986-02-04

Heyman, John S.

Electrical pulse counters, pulse dividers, or shift registers: c

Shift register

Particular transfer means

377 81, 307272A, G11C 1900, H03K 3284

Patent

active

045690677

ABSTRACT:
A shift register bit with first and second masters and a slave receives clocked data on the first master from two inputs. After data has been received by the first master, data is coupled from the first master to the second master. In the event that both clocked inputs are operative, the second master is coupled to the slave. One of the inputs is given priority. The other input is disabled. At a predetermined time the second master is decoupled from the slave and the first master is coupled back to the slave.

REFERENCES:
patent: 3268740 (1966-08-01), Rywak
patent: 3917961 (1975-11-01), Reed
patent: 4495628 (1985-01-01), Zasio
patent: 4495629 (1985-01-01), Zasio et al.

Affiliated with

Also associated with

Rating

Dual master shift register bit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual master shift register bit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual master shift register bit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2345300