1995-03-30
1997-05-27
Heckler, Thomas M.
G06F 112
Patent
active
056341164
ABSTRACT:
A multiple clock translator for a microprocessor is provided for synchronizing data from an external clock speed to an internal clock speed that is a non-integer multiple of the external clock speed. The translator comprises a latch circuit and a synchronization signal generator. The latch circuit receives data at the external clock speed and outputs data at the internal clock speed. The latch circuit includes an input latch and a sync latch, and receives an external clock having an enabling phase and an internal clock having an enabling phase. The input latch is docked by the enabling phase of the external clock, and the sync latch is docked by the enabling phase of the internal clock and enabled by a sync pulse. The synchronization signal generator generates a series of sync pulses that are output to the latch circuit in a selected pattern, wherein the pattern is a function of the non-integer multiple.
REFERENCES:
patent: 4021784 (1977-05-01), Kimlinger
patent: 4098588 (1978-07-01), Buswell et al.
patent: 4649539 (1987-03-01), Crain et al.
patent: 4701921 (1987-10-01), Powell et al.
patent: 4710931 (1987-12-01), Bellay et al.
patent: 4710933 (1987-12-01), Powell et al.
patent: 4771441 (1988-09-01), Spengler et al.
patent: 4949361 (1990-08-01), Jackson
patent: 5369672 (1994-11-01), Matsumoto
patent: 5487092 (1996-01-01), Finney et al.
Intel Pentium Reference Manual, Chapter 19.
E.N. Hayes, et al. "Synchronization of LSSD System Clocks to Asynchronous Signals", IBM Technical Disclosure Bulletin, vol. 27, No. 8, Jan. 1985, pp. 4934-4936.
Dillon Anthony J.
Heckler Thomas M.
International Business Machines - Corporation
Meier Lawrence H.
LandOfFree
Non-integer multiple clock translator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-integer multiple clock translator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-integer multiple clock translator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2337340