Boots – shoes – and leggings
Patent
1995-05-08
1997-05-27
Ngo, Chuong D.
Boots, shoes, and leggings
3647505, 364760, G06F 738, G06F 752, G06F 700
Patent
active
056338180
ABSTRACT:
An apparatus uses a sticky digit in rounding an interim solution Yr into a final approximate solution Ye for an infinite precise solution Y, determined by a function F according to Y=F(X) with respect to digital data X. The apparatus includes a partial product generator receiving a multiplicand and a multiplier, at least one of which represents an interim solution Yr, for generating a plurality of partial products; a sign inversion generator for generating a sign inversion value, expressed in the same format as the partial products, from at least a lower part of a subtrahend to enable place matching, where the subtrahend represents the digital data X; an adder for adding the partial products and the sign inversion value; a detector which, in response to the addition result, detects whether the subtrahend or a product of the multiplicand and multiplier is greater; and a sticky digit generator for generating the sticky digit in response to the detection result.
REFERENCES:
patent: H1222 (1993-08-01), Brown et al.
patent: 3202805 (1965-08-01), Amdahl et al.
patent: 4594678 (1986-06-01), Uhlenhoff
patent: 4758972 (1988-07-01), Frazier
patent: 4785412 (1988-11-01), Tran
patent: 4789955 (1988-12-01), Umetani
patent: 4817048 (1989-03-01), Rawlinson et al.
patent: 4852037 (1989-07-01), Aoki
patent: 4928259 (1990-05-01), Galbi et al.
patent: 4941120 (1990-07-01), Brown et al.
patent: 4969118 (1990-11-01), Montoye et al.
patent: 5293558 (1994-03-01), Narita
Electronic Engineering, vol. 52, No. 646, Dec. 1980, London GB, pp. 21-22, XP002003039, Gorni: "16 by 8 bit divider det."
Proceedings IEEE ICCD: VLSI in Computers & Processors, Mass. 2-4 Oct. '89, pp. 366-368; Lu et al: "A VLSI Module for IEEE Floating Point Multiplication/Division/Square Root".
"New Scalar and Vector Elementary Functions for the IBM System/370", by Ramesch C. Agarwal et al; IBM J. Res. Develop. vol. 30., No. 2 Mar. 1986; pp. 126-144.
Matsushita Electric - Industrial Co., Ltd.
Ngo Chuong D.
LandOfFree
Method and apparatus for performing floating point arithmetic op does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing floating point arithmetic op, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing floating point arithmetic op will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2333752