Patent
1994-07-13
1997-01-21
Harvey, Jack B.
395800, 395309, 395310, G06F 1202
Patent
active
055967566
ABSTRACT:
The computer system includes an integrated processor coupled to a power management unit and at least one peripheral device. The integrated processor includes a bus interface unit that provides an interface to a high performance peripheral interconnect bus with multiplexed address/data lines. The peripheral interconnect bus, which may be a PCI standard bus, accommodates data transfers between an internal bus of the integrated processor and PCI peripheral devices. The integrated processor further includes a sub-bus control unit that generates a set of side-band control signals that allow the external derivation of a lower performance secondary bus, such as an ISA bus, without requiring a complete set of external pins for the secondary bus on the integrated processor. The derivation of the secondary bus is accomplished with an external data buffer and an external address latch which are controlled by the side-band control signals. Separate address and data lines from the integrated processor for the secondary bus are not required. Accordingly, high performance peripheral devices are supported by the integrated processor as well as lower performance, lower-cost peripherals without a significant increase in the pin-count of the integrated processor.
REFERENCES:
patent: 5051890 (1991-09-01), Nagasaki et al.
patent: 5125080 (1992-06-01), Pleva et al.
patent: 5392446 (1975-02-01), Tower et al.
patent: 5410711 (1995-04-01), Stewart
Advanced Micro Devices , Inc.
Harvey Jack B.
Kivlin B. Noel
Seto Jeffrey K.
LandOfFree
Sub-bus activity detection technique for power management within does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sub-bus activity detection technique for power management within, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sub-bus activity detection technique for power management within will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2332391