Fishing – trapping – and vermin destroying
Patent
1996-11-27
1998-01-06
Graybill, David
Fishing, trapping, and vermin destroying
437192, 437195, H01L 2128
Patent
active
057054266
ABSTRACT:
A method of forming conductive wiring on a semiconductor substrate. A plurality of contact holes having different sizes are formed in an insulating film formed on the substrate. A first barrier metal layer is formed on the insulating film, and a tungsten layer is uniformly formed on the first barrier metal layer. The tungsten layer is etched back to form plug-shaped tungsten regions in small contact holes and tapered tungsten regions in large contact holes. The central area of the first barrier metal layer in the large contact hole is exposed. A second barrier metal layer is formed covering the plug-shaped tungsten region and the tapered tungsten region and the exposed first barrier metal layer and sandwiching the plug-shaped and tapered tungsten regions between the first and second barrier metal layers, preventing punch-through of Al atoms from an Al layer to be thereafter formed, into the substrate, even when the first barrier metal layer is damaged during etch-back.
REFERENCES:
patent: 4876223 (1989-10-01), Yoda et al.
patent: 5233217 (1993-08-01), Dixit et al.
patent: 5432381 (1995-07-01), Melsner
patent: 5534461 (1996-07-01), Kuwajima
patent: 5534463 (1996-07-01), Lee et al.
patent: 5545926 (1996-08-01), Kohyama et al.
Bilodeau Thomas G.
Graybill David
Yamaha Corporation
LandOfFree
Method of forming semiconductor device having planarized wiring does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming semiconductor device having planarized wiring , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming semiconductor device having planarized wiring will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2328747