Synchronization of hardware oscillators in a mesh-connected para

Details Synchronization of hardware oscillators in a mesh-connected para Synchronization of hardware oscillators in a mesh-connected para

1991-01-23

1993-07-13

Richardson, Robert L.

G06F 112

Patent

active

052281388

ABSTRACT:
A synchronized phase adjustment system provides relative synchronization of the clock oscillators in a mesh-connected parallel processor. Each node of a mesh contains an independent voltage controlled oscillator, and each node is linked to adjacent nodes by phase detectors. The phase differences between a node oscillator and the oscillators of adjacent nodes are combined by an input circuit the output of which is an average value applied to the node oscillator. The transfer function of the signal input to an oscillator relative to detected phase error indicates the restoring force (voltage) which is provided to adjust the phase of that oscillator. It is shown that a stable latch-up state in which all node phases of a mesh are not equal requires that one of the phase differences between two nodes is greater than .pi./2. Thus, the transfer function of the signal input to an oscillator is given a negative slope for phase differences having an absolute value between .pi./2 and .pi.. For smooth response, the transfer function is given a positive slope for phase differences closer to zero, a particular embodiment having a transfer function with an absolute value between 0 and .pi./2.

REFERENCES:
patent: 3716802 (1973-02-01), Muratani
patent: 3920915 (1975-11-01), Schlichte
patent: 4074080 (1978-02-01), Dragotinov et al.
patent: 4689577 (1987-08-01), Vreeken et al.
patent: 4772852 (1988-09-01), Viti
patent: 4893319 (1990-01-01), Ziuchkovski
Lindsey et al, "Network Synchronization by Means of a Returnable Timing System," IEEE Transactions on Communications, vol. COM-26, No. 6, Jun. 1978, pp. 892-896.
Manos Roumeliotis et al., "A distributed Fault Tolerant Clocking Scheme for Systolic Array Architectures," The Computer Society of the IEEE, Proceedings of the Phoenix Conference on Computers and Communications, Feb. 25-27, 1987, Scottsdale, AZ, pp. 105-109.
Herschel H. Loomis, Jr., et al., "A Scheme for Synchronizing High-Speed Logic" Part I, IEEE Transactions on Computers, vol. C-19, No. 1, Jan. 1970, pp. 39-47.

Affiliated with

Also associated with

Rating

Synchronization of hardware oscillators in a mesh-connected para does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronization of hardware oscillators in a mesh-connected para, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization of hardware oscillators in a mesh-connected para will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2319416