Boots – shoes – and leggings
Patent
1993-04-30
1996-04-23
Ramirez, Ellis B.
Boots, shoes, and leggings
395500, G06F 1100
Patent
active
055110118
ABSTRACT:
A simulation apparatus and method for a logic circuit including a multi-port RAM effects simulation by provisionally representing input and output ports by use of a plurality of memory primitives and effecting the operation equivalent to the operation of the multi-port RAM. The address, data input and write enable terminals of input side memory primitives are supplied with write addresses, data inputs and write enable signals, respectively, and the chip select terminals thereof are supplied with "0" from a logic primitive. The write enable signals are also supplied to an AND logic primitive. The address terminals of output side memory primitives are supplied with respective read addresses, the data input terminals thereof are supplied with an output of the AND logic primitive, the chip select terminals thereof are supplied with "0" from a logic primitive, and the write enable terminals thereof are supplied with "1" from a logic primitive. Data outputs are derived from the respective output side memory primitives.
REFERENCES:
patent: 4587625 (1986-05-01), Marino, Jr. et al.
patent: 4862347 (1989-08-01), Rudy
patent: 4942615 (1990-07-01), Hirose
patent: 5036473 (1991-07-01), Butts et al.
"The Yorktown Simulation Engine", IEEE, Monty M. Denneau, 1982 pp. 55-59.
Fujitsu Limited
Kemper M.
Ramirez Ellis B.
LandOfFree
Method and apparatus for logic simulation of logic system includ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for logic simulation of logic system includ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for logic simulation of logic system includ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2314466