Coded data generation or conversion – Digital code to digital code converters – Data rate conversion
Patent
1993-12-16
1995-10-10
Hoff, Marc S.
Coded data generation or conversion
Digital code to digital code converters
Data rate conversion
341143, H03M 700
Patent
active
054574560
ABSTRACT:
In accordance with an embodiment of the invention, a data converter is disclosed that provides a sampling rate conversion. The converter receives a clock signal, a divided-down clock signal, and first digital signal samples at a first rate. The converter converts the first digital signal samples to second digital signal samples at a second rate. The ratio of the first rate to the second rate is defined as a fist conversion rate factor. A first programmable counter receives the clock signal and divides down the clock signal to produce a divided-down clock signal. The first programmable counter is programmable to selectively determine the first conversion rate factor.
In an alternate embodiment, another stage of sampling rate conversion is provided by a second data converter. The second converter receives the divided-down clock signal, a further divided-down clock signal, and the second digital signal samples. The second data converter converts the second digital signal samples to the third rate. The ratio of the second rate to the third rate is defined as a second conversion rate factor. A second programmable counter receives the divided down clock signal and divides it down to produce a further divided-down clock signal. The second programmable counter programmable to selectively determine the second conversion rate factor.
REFERENCES:
patent: 4460890 (1984-07-01), Busby
patent: 4996528 (1991-02-01), Asghar et al.
patent: 5113189 (1992-05-01), Messer et al.
patent: 5144308 (1992-09-01), Norsworthy
patent: 5159338 (1992-10-01), Takahashi
patent: 5159339 (1992-10-01), Fujita
An Audio Engineering Society Preprint Presented at the 95th Convention 1993, Oct. 7-10, New York, "A Single Chip Stereo Audio Codec for PC Multimedia Applications", by Scott McDonald, et al., Crystal Semiconductor Corporation, Austin, Tex., pp. 1-13.
Oversampling Delta-Sigma Data Converters, Theory, Design and Simulation, edited by James C. Candy and Gabor C. Temes, IEEE Press, A Selected Reprint Volume published in 1992, "Oversampling Methods for A/D and D/A Conversion", pp. 1-29.
Motorola DSP56166 "Digital Signal Processor" User's Manual, pp. 6-2-6-29. Printed in USA May 1993.
"On the Use of Modulo Arithmetic Comb Filters in Sigma Delta Modulators", Dijkstra, E., et al., Centre Suisse D'Electronique Et De Microtechnique S.A. Maladiere 71, 2007 Neuchatel, Switzerland, Reprinted from IEEE Proc. ICASSP'88, pp. 2001-2004, Apr. 1988.
Motorola DSP5616 "Digital Signal Processor" User's Manual, pp. 6-10-6-11 as well as lithographers footnote 1ATX31336-0 Printed in USA May, 1993.
AT&T IPM Corp.
Hoff Marc S.
Smith David L.
LandOfFree
Data converter with programmable decimation or interpolation fac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data converter with programmable decimation or interpolation fac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data converter with programmable decimation or interpolation fac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2313242