Boots – shoes – and leggings
Patent
1985-12-12
1990-04-10
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 900
Patent
active
049166573
ABSTRACT:
A cellular array having a plurality of processor cells disposed on a chip and interconnected by an internal bus includes data bus couplers for bidirectionally coupling to one or more external buses. The data bus couplers selectively couple buses having multiple logic levels. The number of logic levels on the coupled buses may differ. The internal bus may comprise a plurality of parallel data lines each having two-level logic such as binary data, whereas the external buses may have four-level logic represented by four voltage levels. Each data bus coupler has two-bit A/D and D/A converters parallelly connected to selectively convert two bits of two-level logic data to multiple level data and vice versa. The data bus coupler also has a logic level selector circuit using bidirectional gates for selective operation between buses having similar or dissimilar logic levels. The data bus couplers may be associated with pins organized in a regular architecture and used in connection with bedirectional transceivers to multiplex data corresponding to a multiplicity of external buses onto the internal bus and vice versa. Using this pin architecture the data bus couplers may be dynamically configured to support a collection of two-level and four-level external buses to suit the interfacing needs of the chip.
REFERENCES:
patent: 4139910 (1979-02-01), Anantha et al.
patent: 4425664 (1984-01-01), Sherman et al.
patent: 4438491 (1984-03-01), Constant
patent: 4523595 (1985-06-01), Zibell
"Multiprocessing Technology", by Chuan--Lian Wu, Jun. 1984, IEEE Computer.
"Parallel Processing Gets Down to Business", by E. J. Lerner, Jul. 1985, pp. 20-28, High Technology.
"Design of Massively Parallel Processor", 1980, pp. 80-85, by K. E. Butcher from IEEE Computer Society.
"A Study of Fault Tolerance Techniques for Associative Processors", National Computer Conference 1974, pp. 643-652, by B. Parkami et al.
"An LSI Adaptive Array Processor", IEEE Journal of Solid State Circuits, Apr. 1983, pp. 147-155, by T. Kondo et al.
Interfaces In Computing, vol. 2, No. 3, Aug. 1984, pp. 249-258, Elsevier Sequoia, Amsterdam, NL, C. Capaday et al.
"Analogue to Digital and Digital to Analogue 12 Bit Interfaces for Direct Digital Control Using An AIM--65 Microcomputer", p. 250, and 8-15, 21-32, FIG. 1.
Alcatel USA Corp.
Mills John G.
Shaw Gareth D.
Van Der Sluys Peter C.
LandOfFree
Single instruction multiple data (SIMD) cellular array processin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single instruction multiple data (SIMD) cellular array processin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single instruction multiple data (SIMD) cellular array processin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2304363