Patent
1996-04-12
1998-03-24
Chan, Eddie P.
395186, G06F 1216
Patent
active
057322457
ABSTRACT:
The memory access limiting circuit detects when two or more of memory units associated with a microprocessor control system have been accessed enabled concurrently representing an error condition. The memory access limiting circuit is part of an integrated circuit. The integrated circuit also includes an address decoding for receiving the unique address signal and causing a write enable signal to be generated for the memory units and one of a plurality chip select signals to be generated for a respective one of the memory units. The monitoring circuit monitors the pin levels of the integrated circuit assigned for enabling the respective memory unit. The monitoring circuit generates a first output signal when a respective one of the memory unit chip select signals has been enabled and a second output signal when a plurality of chip select signals have been enabled. The second output signal is directed to the microprocessor for corrective action.
REFERENCES:
patent: 4424573 (1984-01-01), Eckert, Jr. et al.
patent: 4649475 (1987-03-01), Scheuneman
patent: 4701856 (1987-10-01), DiGiulio et al.
patent: 4710882 (1987-12-01), DiGiulio et al.
patent: 4747057 (1988-05-01), DiGiulio et al.
patent: 4817004 (1989-03-01), Kroll et al.
patent: 4998203 (1991-03-01), DiGiulio et al.
patent: 5179540 (1993-01-01), Stockton
patent: 5276844 (1994-01-01), Aebi et al.
patent: 5303181 (1994-04-01), Stockton
Lee Young W.
Moh Sung-won
Muller Arno
Chaclas Angelo N.
Chan Eddie P.
Nguyen Hiep T.
Parks, Jr. Charles G.
Pitney Bowes Inc.
LandOfFree
Multi-memory access limiting circuit for a multi-memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-memory access limiting circuit for a multi-memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-memory access limiting circuit for a multi-memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2297362