Registers – Transfer mechanism – Traveling pawl
Patent
1971-08-31
1977-07-19
Malzahn, David H.
Registers
Transfer mechanism
Traveling pawl
G06F 748
Patent
active
040370941
ABSTRACT:
A computing system includes a central processor unit (CPU) in combination with external memory units. The CPU includes an arithmetic logic (ALU), an instruction register, a random access memory, and a control system for interconnecting the functional elements of the CPU via sequential use of a common parallel buss, enabling the CPU to be defined on a single chip. The ALU is capable of performing eight separate arithmetic and logic functions utilizing common logic gates.
REFERENCES:
patent: 3231725 (1966-01-01), Davis et al.
patent: 3454310 (1969-07-01), Wilhelm, Jr.
patent: 3576984 (1971-05-01), Gregg, Jr.
patent: 3584207 (1971-06-01), Huddinge
patent: 3596074 (1971-07-01), Mitrofanoff
patent: 3596075 (1971-07-01), Van Weelder
Paul Lucas, "An Accumulator Chip," IEEE Trans. on Computers, vol. C-18, No. 2, Feb. 1969, pp. 105-114.
Graham John G.
Levine Harold
Malzahn David H.
Texas Instruments Incorporated
LandOfFree
Multi-functional arithmetic and logical unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-functional arithmetic and logical unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-functional arithmetic and logical unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2294807