Multi-level transistor fabrication method with a filled upper tr

Details Multi-level transistor fabrication method with a filled upper tr Multi-level transistor fabrication method with a filled upper tr

1996-10-08

1998-03-24

Niebling, John

Fishing, trapping, and vermin destroying

437 57, 437915, H01L 21265

Patent

active

057312176

ABSTRACT:
A process is provided for producing active and passive devices on various levels of a semiconductor topography. As such, the present process can achieve device formation in three dimensions to enhance the overall density at which an integrated circuit is formed. The multi-level fabrication process not only adds to the overall circuit density but does so with emphasis placed on interconnection between devices on separate levels. Thus, high performance interconnect is introduced whereby the interconnect is made as short as possible between features within one transistor level to features within another transistor level. The interconnect employs a via routed directly between a substrate of an upper level transistor to a substrate of a lower transistor so as to effect direct coupling between the channels of the respective transistors. Direct coupling in this fashion affords consistent operation of transistors arranged on separate elevation levels. The via is made as short as possible so as to reduce any discrepancy in substrate/well voltage potential. This ensures predictable operation of transistors fashioned on separate elevation levels.

REFERENCES:
patent: 4381201 (1983-04-01), Sakurai
patent: 4489478 (1984-12-01), Sakurai
patent: 4902637 (1990-02-01), Kondou et al.
patent: 5122476 (1992-06-01), Fazan et al.
patent: 5266511 (1993-11-01), Takao
patent: 5352623 (1994-10-01), Kamiyama
patent: 5418177 (1995-05-01), Choi
patent: 5424235 (1995-06-01), Nishihara
patent: 5470776 (1995-11-01), Ryou
patent: 5476807 (1995-12-01), Lee et al.

Affiliated with

Also associated with

Rating

Multi-level transistor fabrication method with a filled upper tr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-level transistor fabrication method with a filled upper tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level transistor fabrication method with a filled upper tr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2288232