High speed loading of output register of CCD array system

Details High speed loading of output register of CCD array system High speed loading of output register of CCD array system

1978-09-20

1980-12-02

Nelms, David C.

Radiant energy

Photocells; circuits and apparatus

Optical or pre-photocell system

307221D, H01J 4014

Patent

active

042373832

ABSTRACT:
The output register of a CCD imager system is loaded at high speed by, for each row of charges, first translating the m charges in each group of m adjacent ones of the n columns of the imager into m serially occurring charges and temporarily storing each group of m serially occurring charges in a separate CCD register. The time available for the translation and temporary storage is equal to the time required serially to read out the output register. The n/m temporarily stored groups of charges are then concurrently serially shifted from the n/m registers in which they are stored to the output register which comprises m parallel registers, each with n/m stages. This shifting for loading the register can be performed at very high speed.

REFERENCES:
patent: 3811055 (1974-05-01), Weimer
patent: 3873851 (1975-03-01), Weimer
patent: 3953837 (1976-04-01), Cheek
patent: 3971003 (1976-07-01), Kosonocky
patent: 3988613 (1976-10-01), Brown et al.

Affiliated with

Also associated with

Rating

High speed loading of output register of CCD array system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed loading of output register of CCD array system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed loading of output register of CCD array system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2285792