Programmable gate array with improved interconnect structure, in

Details Programmable gate array with improved interconnect structure, in Programmable gate array with improved interconnect structure, in

1989-10-30

1993-08-03

Trans, Vincent N.

Boots, shoes, and leggings

364488, 364716, 34082583, 307465, H03K 17693, G06F 1520

Patent

active

052335399

ABSTRACT:
A programmable gate array with an improved interconnect structure facilitates multi-source networks, communication of signals long distances across the array, and creation of networks in a symmetrical interconnect structure. The interconnect includes direct connections for each configurable logic block in the array to eight neighbors, including adjacent configurable logic blocks and next adjacent configurable logic blocks. Also, the interconnect includes uncommitted long lines which are driven by outputs of configurable logic blocks but not committed through the interconnect to inputs of any specific logic block. Rather, the uncommitted long lines are committed to connections to other segments of the interconnect. The interconnect structure also includes staggered switching matrices at the intersections of the horizontal and vertical buses in the interconnect. Repowering buffers that are configurable in both directions are associated with bidirectional lines in the interconnect, and include a bypass path. The interconnect provides for communication of control signals from off the chip, from any configurable logic block in the array, and from the input/output structures in the array to any or all other configurable logic blocks and input/output blocks in the array.

REFERENCES:
patent: 4536859 (1985-08-01), Kamuro
patent: 4609986 (1986-02-01), Hartmann et al.
patent: 4642487 (1987-10-01), Carter
patent: 4677318 (1987-06-01), Veenstra
patent: 4706216 (1987-10-01), Carter
patent: 4713557 (1987-12-01), Carter
patent: 4758985 (1988-09-01), Carter
patent: 5036473 (1991-07-01), Butts et al.
patent: 5126950 (1992-06-01), Rees et al.
"The XC4000 Logic Cell Array Family-Data Book" published by XILINX, 1991, pp. 1-64.
"The XC4000 Logic Cell Array Family-Technical Data" published by XILINX, 1990, pp. 1-53.
"On-Chip RAM and Hierarchical Routing Improve Programmable-Array Flexibility" by D. Bursky, Electronic Design, Jul. 12, 1990, pp. 35-36.
"Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays" by P. Alfke, XILINX, Jun. 1990, pp. 1-12.
XCELL, The Newsletter for Xilinx Programmable Gate Array Users, Second Third Quarter 1989, Issue 3.
The Programmable Gate Array Design Handbook, first edition, published by Xilinx, pp. 1-1 through 1-31.

Affiliated with

Also associated with

Rating

Programmable gate array with improved interconnect structure, in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable gate array with improved interconnect structure, in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable gate array with improved interconnect structure, in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2276815