Boots – shoes – and leggings
Patent
1987-12-22
1990-06-19
Malzahn, David H.
Boots, shoes, and leggings
G06F 752, G06F 750
Patent
active
049358928
ABSTRACT:
A high speed divider circuit which implements a shift/subtract division method utilizing signed-digital binary expressions for the internal operands includes a quotient determining circuit which determines the quotient digit from the partial remainder, and a pluarlity of arithmetic cells which determine successive quotient digits by subtracting the product of the divisor and the sequential digits from the sequential partial remainders. The arithmetic cells which process the two lowest significant digits, the cells which process the most significant digits, the cells which process the intermediate digits and the cells which determine the initial partial remainder are each specifically tailored to perform their respective functions and thereby result in a divider which requires fewer circuit elements, and is simpler to implement in an integrated circuit.
REFERENCES:
patent: 3803393 (1974-04-01), Wang
patent: 4701877 (1987-10-01), Sahoda et al.
Avizienis, "Binary-Compatible Signed-Digit Arithmetic" Proceedings Fall Joint Computer Conference, 1964, pp. 663-62.
Tung, "Division Algorithm For Signed-Digit Arithmetic" IEEE Trans. on Computers, Sep. 1968, pp. 887-889.
Atkins, "Design of the Arithmetic Unit of Illiac III: Use of Redundancy & Higher Radix Methods" IEEE Trans. on Computers vol. C-19, No. 8, Aug. 1970, pp. 720-733.
A VLSI-Oriented High-Speed Divider Using Redundant Binary Representation, Takagi, et al., IECE Japan, vol. 167 D #4 pp. 450-457 4/84.
A VLSI-Oriented High-Speed Multiplier Using Redundant Binary Adder Tree, Takagi, et al. IECE Japan, vol. J66.d, pp. 683-690 6/84.
A New Class of Digital Division Methods, James Robertson, IRE Transactions on Electronic Computers, pp. 218-222, 9/58.
Signed-Digit Number Representations for Fast Parallel Arithmetic, Avizienis, IRE Transactions on Electronic Computers pp. 389-400, 9/61.
A Class of Binary Divisions Yielding Minimally Represented Quotients Metze IRE Transactions on Electronic Computers, pp. 761-764 12/62.
Design of the Arithmetic Units of ILLIAC III, Reduncancy & Higher Radix Methods, Atkins, IEEE Transacts. on Computers vol. C-19, pp. 720-732, 8/70.
Multiple OPerand Addition and Multiplication, Shanker Singh et al., IEEE Transactions on Computers, vol. C-22, No. 2 pp. 113-120, 2/73.
Concise Papers, Lyon, IEEE Transactions on Communications, pp. 418-425, 4/76.
Real-Time Processing Gains Ground with Fast Digital Multiplier, Waser, et al. Electronics, pp. 93-99, 9/77.
High Speed Multiplier Using a Redundant Binary Adder Tree, Harata, et al., IEEE International Conference on Computer Design, pp. 165-170, 1984.
High Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree, Takagi, et al. IEEE Transactions on Computers, vol. C-34, No. 9, pp. 1789-1795, 9/85.
Design of High Speed MOS Mulitiplier and Divider Using Redundant Binary Representation, Kuninobu, et al., Proceedings 8th Symposium on Computer Arithmetic, pp. 80-86, 5/87.
Kuninobu Shigeo
Nishiyama Tamotsu
Malzahn David H.
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Divider and arithmetic processing units using signed digit opera does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Divider and arithmetic processing units using signed digit opera, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Divider and arithmetic processing units using signed digit opera will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2264272