Memory request and control unit including a mechanism for issuin

Details Memory request and control unit including a mechanism for issuin Memory request and control unit including a mechanism for issuin

1995-06-07

1997-09-30

Barry, Esq., Lance Leonard

Boots, shoes, and leggings

395481, 395877, 3642396, 36424291, 3642427, G06F 1314

Patent

active

056734166

ABSTRACT:
The present invention is directed to a display FIFO module for use in DRAM interface that includes a DRAM controller sequencer which prioritizes requests for DRAM access received from various modules, such as a CPU, a blit engine module, and a half frame buffer logic module, etc. The display FIFO module is connected between the DRAM controller sequencer and a display pipeline which is connected to a display device. The display FIFO module issues low and high priority requests for DRAM access to the DRAM controller sequencer for loading the FIFO with display data to be transferred to the display device. The low priority request is issued at the earliest time when the display FIFO is capable of accepting new data without overwriting unread data. This is determined by comparing the FIFO data level against a predetermined low threshold value. The low priority request is issued when the FIFO data level falls below or is equal to the low threshold value. A high priority request is issued when the FIFO mug receive new data or FIFO underrun will occur. This is determined by comparing the FIFO data level against a predetermined high threshold value. The high priority request is issued when the FIFO data level falls below or is equal to the high threshold value.

REFERENCES:
patent: 4285038 (1981-08-01), Suzuki et al.
patent: 4378588 (1983-03-01), Katzman et al.
patent: 4486854 (1984-12-01), Yuni
patent: 4847812 (1989-07-01), Lodhi
patent: 4942553 (1990-07-01), Dalrymple et al.
patent: 5249271 (1993-09-01), Hopkinson et al.
patent: 5293474 (1994-03-01), Patil et al.
patent: 5295246 (1994-03-01), Bischoff et al.
patent: 5329615 (1994-07-01), Peaslee et al.
patent: 5329630 (1994-07-01), Baldwin
patent: 5337410 (1994-08-01), Appel
patent: 5371849 (1994-12-01), Peaslee et al.
patent: 5473756 (1995-12-01), Traylor
patent: 5500939 (1996-03-01), Kurihara
Mar. 18, 1997 Written Opinion under PCT Rule 66 from IPEA/EPO.

Affiliated with

Also associated with

Rating

Memory request and control unit including a mechanism for issuin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory request and control unit including a mechanism for issuin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory request and control unit including a mechanism for issuin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2263892