Semiconductor memory device having register for holding test res

Details Semiconductor memory device having register for holding test res Semiconductor memory device having register for holding test res

1995-09-13

1997-09-30

Beausoliel, Jr., Robert W.

Excavating

371 212, 371 204, 36518901, 365208, 36523008, G11C 2900

Patent

active

056732708

ABSTRACT:
Disclosed herein is a semiconductor memory device having a memory cell array, a write/read circuit which writes during a test mode a plurality of identical data to the memory cell array in response to input addresses and reads the plurality of data from the memory cell array in response to the same addresses, a comparison data register which stores data identical to the plurality of data written to the memory cell array during the test mode, a decision circuit which compares the plurality of data read from memory cell array and the data stored in the comparison data register to decide whether the data compared coincide, and outputs a decision signal, and a decision result register which is reset immediately after the start of the test mode and is set to a set level in response to a decision signal of noncoincidence level and remains set state until it is reset again.

REFERENCES:
patent: Re34445 (1993-11-01), Hayes et al.
patent: 4503536 (1985-03-01), Panzer
patent: 4667330 (1987-05-01), Kumagai
patent: 4682331 (1987-07-01), Mori
patent: 4757503 (1988-07-01), Hayes et al.
patent: 4821238 (1989-04-01), Tatematsu
patent: 5034923 (1991-07-01), Kuo et al.
patent: 5132937 (1992-07-01), Tuda et al.
patent: 5151881 (1992-09-01), Kajigaya et al.
patent: 5185744 (1993-02-01), Arimoto et al.
patent: 5204837 (1993-04-01), Suwa et al.
patent: 5241501 (1993-08-01), Tanaka
patent: 5278839 (1994-01-01), Matsumoto et al.
patent: 5291449 (1994-03-01), Dehara
patent: 5311473 (1994-05-01), McClure et al.
patent: 5406566 (1995-04-01), Obara
patent: 5436910 (1995-07-01), Takeshima et al.
patent: 5457696 (1995-10-01), Mori
M. Kumanoya et al., "A 90ns 1Mb DRAM with Multi-Bit Test Mode", 1985 IEEE International Solid-State Circuits Conference, Feb. 15, 1985, pp. 240-241.

Affiliated with

Also associated with

Rating

Semiconductor memory device having register for holding test res does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having register for holding test res, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having register for holding test res will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2262373