Fishing – trapping – and vermin destroying
Patent
1990-07-20
1992-03-31
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 41, 437 44, 437190, 357 237, H01L 21265
Patent
active
051008165
ABSTRACT:
A transistor is disclosed which comprises a gate conductor 34 insulated from a channel region 55 by a gate insulator layer 38. A spacer insulator block 46 is used to accurately space a drain region 52 a predetermined distance from the gate conductor 34. A dopant source body 48 is used to form the drain region 52 such that the formation of the drain region 52 is a self-aligned process. According to the teachings of the present invention, the drain region 52 can be accurately spaced from the gate conductor 34 to reduced field enhanced leakage current during the operation of the transistor.
REFERENCES:
patent: 4704783 (1987-10-01), Posin et al.
patent: 4821092 (1989-04-01), Noguchi
patent: 4882295 (1989-11-01), Czubatyj et al.
patent: 4931353 (1990-06-01), Tanielian
patent: 4933296 (1990-06-01), Paris et al.
patent: 4945067 (1990-07-01), Huang
patent: 4956680 (1990-09-01), Tanaka et al.
patent: 4968638 (1990-11-01), Wright et al.
patent: 4988631 (1991-01-01), Ogawa
Tanaka, "Characteristics of Offset-Structure Polycrystalline-Silicon Thin-Film Transistors", IEEE, vol. 9, No. 1, 1/88.
Barndt B. Peter
Donaldson Richard L.
Hearn Brian E.
Kesterson James C.
Picardat Kevin M.
LandOfFree
Method of forming a field effect transistor on the surface of a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a field effect transistor on the surface of a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a field effect transistor on the surface of a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2258796