Method and system for processing first and second sets of instru

Details Method and system for processing first and second sets of instru Method and system for processing first and second sets of instru

1995-02-03

1998-03-03

Lim, Krisna

395376, G06F 930

Patent

active

057245657

ABSTRACT:
A method and system are provided for processing instruction threads. Execution is initiated by a processing system of a first set of instructions including a particular instruction. The particular instruction includes an indication of a second set of instructions. In response to execution of the particular instruction and to the processing system being of a first type, the processing system continues executing the first set while initiating execution of the second set. In response to execution of the particular instruction and to the processing system being of a second type, the processing system continues executing the first set without initiating execution of the second set.

REFERENCES:
patent: 4937783 (1990-06-01), Lee
patent: 4953078 (1990-08-01), Petit
patent: 4974154 (1990-11-01), Matsuo
patent: 4974155 (1990-11-01), Dulong et al.
patent: 5040107 (1991-08-01), Duxbury et al.
patent: 5165025 (1992-11-01), Lass
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5287467 (1994-02-01), Blaner et al.
patent: 5297281 (1994-03-01), Emma et al.
patent: 5353418 (1994-10-01), Nikhil et al.
patent: 5353419 (1994-10-01), Touch et al.
patent: 5361337 (1994-11-01), Okin
PowerPC Architecture, Customer Reorder No. 52G7487, IBM Corporation, M/S 04TS-1310, 11400 Burnet Road, Austin, Texas 78758-3493.
PowerPC and Power 2: Technical Aspects of the New IBM RISC System/6000, SA23-2737-00, IBM Corporation, 11400 Burnet Road, Austin, Texas 78758-3493.
R. Cytron, J. Ferrante, B. Rosen, M. Wegman and F. Zadeck, "Efficiently Computing Static Single Assignment Form and the Control Dependence Graph", ACM Transactions on Programming Languages and Systems, vol. 13, No. 4, October 1991, pp. 451-490.
M. Lam, B. Wilson, "Limits of Control Flow on Parallelism", Proc. of the 19th Annual International Symposium on Computer Architecture, May 1992, pp. 46-57.
P. Hsu, E. Davidson, "Highly Concurrent Scalar Processing", Proc. 13th Annual Symposium on Computer Architecture, Jun. 1986, pp. 386-395.
M. Smith, M. Horowitz, M. Lam, "Efficient Superscalar Performance Through Boosting", Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, Sep. 1992, pp. 248-259.

Affiliated with

Also associated with

Rating

Method and system for processing first and second sets of instru does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for processing first and second sets of instru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for processing first and second sets of instru will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2258406