Method of fabricating DRAM cell with self-aligned contact

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 60, 437919, H01L 218242

Patent

active

056725353

ABSTRACT:
A structure and method are provided for reducing DRAM cell area by eliminating the contact-to-gate spacing requirement while increasing the capacitor area by designing the capacitor to extend inside the contact, without sacrificing the sidewall capacitance. The new structure uses a self-aligned contact where the contact can overlap the gate region in the layout.

REFERENCES:
patent: 5053351 (1991-10-01), Fazan et al.
patent: 5126916 (1992-06-01), Tseng
patent: 5262662 (1993-11-01), Gonzalez et al.
patent: 5429976 (1995-07-01), Hong et al.
patent: 5434812 (1995-07-01), Tseng
patent: 5504704 (1996-04-01), Sato et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of fabricating DRAM cell with self-aligned contact does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating DRAM cell with self-aligned contact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating DRAM cell with self-aligned contact will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2256331

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.