Process for fabricating capacitor cells in dynamic random access

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 60, 437919, H01L 2170, H01L 2700

Patent

active

056725345

ABSTRACT:
Disclosed is a process for fabricating capacitor cells in DRAM chips allowing the capacitor cells thus fabricated to have higher capacitance by providing a stacked fin-like structure. The process comprises the following steps of: (1) forming on a substrate a field oxide layer, transistor cell, and insulation layer having a contact opening; (2) forming a stacked structure consisting of a plurality of alternately formed first polysilicon layers and insulation spacers; (3) forming an opening through the first polysilicon layers and insulation spacers in the stacked structure by etching; (4) etching away portions of the first polysilicon layers that are exposed on the inner wall of the opening so as to form a plurality of grooves in the opening; (5) forming a second polysilicon layer to the inner wall of the opening so as to cover the grooves; (6) defining a range for the capacitor cell by etching the second polysilicon layer and the first polysilicon layers and insulation spacers in the stacked structure, whereby part of the second polysilicon layer that is connected to each of the first polysilicon layers in the stacked structure serves as a bottom plate for the capacitor cell; (7) removing each of the insulation spacers in the stacked structure whiling retaining the bottom plate; (8) forming a dielectric layer covering the bottom plate; and (9) forming a third polysilicon layer covering the dielectric layer to serve as a top plate for the capacitor cell.

REFERENCES:
patent: 4742018 (1988-05-01), Kimura et al.
patent: 5284787 (1994-02-01), Ahn
patent: 5422295 (1995-06-01), Choi et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for fabricating capacitor cells in dynamic random access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for fabricating capacitor cells in dynamic random access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating capacitor cells in dynamic random access will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2256327

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.