Method of fabricating high voltage junction termination extensio

Details Method of fabricating high voltage junction termination extensio Method of fabricating high voltage junction termination extensio

1994-03-11

1995-03-28

Fourson, George

Fishing, trapping, and vermin destroying

437 63, 437228, 257508, H01L 21302

Patent

active

054016827

ABSTRACT:
A method for fabricating a junction terminal extension structure for a high-voltage integrated circuit device. The method provides for the formation of two silicon oxide layers having a two-stage shaped final field region oxide in the proximity of the anode of a high-voltage integrated circuit device. A field region anode flat plate can be formed in the area of the two-stage shaped structure. The distance between the edge of the field region flat plate and the surface of the silicon substrate thus be increased to compared to prior art structures, and the electric field intensity therebetween can therefore be reduced, resulting in the increased breakdown voltage to increase the reliability of the integrated circuit device.

REFERENCES:
patent: 4646426 (1987-03-01), Sasaki
patent: 4755480 (1988-07-01), Yau et al.
patent: 4904614 (1990-02-01), Fisher et al.
patent: 5286985 (1994-02-01), Taddiken
patent: 5286998 (1994-02-01), Ema

Affiliated with

Also associated with

Rating

Method of fabricating high voltage junction termination extensio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating high voltage junction termination extensio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating high voltage junction termination extensio will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2250207