Patent
1986-07-25
1988-04-05
Edlow, Martin H.
357 68, 357 69, 357 71, H01L 2348
Patent
active
047362367
ABSTRACT:
An electronic circuit assembly is disclosed including a semiconductor die having an aluminum therminal pad on its top surface. A lead frame is disposed adjacent the semiconductor die and is adapted to be electrically connected to the die. An electrical connection device interconnects the terminal pad to the lead frame. The electrical connection device includes a biclad transport tape comprising a first member formed from a nickel containing material and a second member formed from a copper containing material. The transport tape is disposed in the electronic circuit assembly with its first member bonded to the terminal pad and its second member bonded to the lead frame. The transport tape may be constructed so as to efficiently dissipate heat from the semiconductor die.
REFERENCES:
patent: 3381364 (1968-05-01), Winter
patent: 3544857 (1970-12-01), Byrne
patent: 3586301 (1971-03-01), Shibata
patent: 3633076 (1972-01-01), Arndt et al.
patent: 3676292 (1972-07-01), Pryor et al.
patent: 3726987 (1973-04-01), Pryor et al.
patent: 3728177 (1973-04-01), Caule
patent: 3781596 (1973-12-01), Galli et al.
patent: 3868724 (1975-02-01), Perrino
patent: 4138691 (1979-02-01), Bonkohara et al.
patent: 4149910 (1979-04-01), Popplewell
patent: 4188636 (1980-02-01), Sato et al.
patent: 4312926 (1982-01-01), Burns
patent: 4330599 (1982-05-01), Winter et al.
patent: 4330790 (1982-05-01), Burns
patent: 4362262 (1982-12-01), Winter et al.
patent: 4404264 (1983-09-01), Tatum et al.
patent: 4410927 (1983-10-01), Butt
patent: 4429022 (1984-01-01), Breedis et al.
patent: 4442450 (1984-04-01), Lipschultz et al.
patent: 4461924 (1984-07-01), Butt
patent: 4463059 (1984-07-01), Bhattacharya et al.
patent: 4466183 (1984-08-01), Burns
patent: 4479140 (1984-10-01), Horvath
patent: 4480262 (1984-10-01), Butt
patent: 4491622 (1985-01-01), Butt
patent: 4498121 (1985-02-01), Breedis et al.
patent: 4500028 (1985-02-01), Breedis et al.
patent: 4500605 (1985-02-01), Fister et al.
patent: 4513355 (1985-04-01), Schroeder et al.
patent: 4521469 (1985-06-01), Butt et al.
patent: 4524238 (1985-06-01), Butt
patent: 4525422 (1985-06-01), Butt et al.
patent: 4532222 (1985-07-01), Butt
patent: 4542259 (1985-09-01), Butt
patent: 4569692 (1986-02-01), Butt
patent: 4570337 (1986-02-01), Butt
patent: 4577056 (1986-03-01), Butt
patent: 4594770 (1986-06-01), Butt
patent: 4607276 (1986-08-01), Butt
patent: 4625400 (1986-12-01), Fister
patent: 4649083 (1987-03-01), Fister et al.
patent: 4656499 (1987-04-01), Butt
patent: 4659404 (1987-04-01), Butt
"Chip-Carriers, Pin Grid Arrays Change The PC-Board Landscape", by Jerry Lyman, Electronics, Dec. 29, 1981, pp. 65-75.
J. Gow III, Semiconductor Device Package, IBM Disclosure Bulletin, vol. 5, No. 12, p. 10, (May 1963).
Edlow Martin H.
Olin Corporation
Prenty Mark
Rosenblatt Gregory S.
Weinstein Paul
LandOfFree
Tape bonding material and structure for electronic circuit fabri does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tape bonding material and structure for electronic circuit fabri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tape bonding material and structure for electronic circuit fabri will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2236346