Boots – shoes – and leggings
Patent
1978-12-21
1981-01-13
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1516
Patent
active
042453062
ABSTRACT:
A multiple processor network is described whereby a "Sender" processor can address a "Receiver" processor within a system of processors and select the first processor which is found to be in an idle condition, and whereby a Sender can address processors of a specially indicated type. A Global Memory Module (GMM) and a system hierarchy of processors is described which provides access to a plurality of addressable memory storage units. A multiple number of processors or computer systems are connected to one or more Global Memory Modules whereby memory resources may be shared by multiple processor systems and where control and communications are provided between the processors through the Global Memory Modules. The Global Memory Module may be organized into a hierarchy of Global Memory Module systems whereby processors attached to "lower level" GMM systems may access memory in "higher level" GMM systems. Means are provided whereby a processor in one GMM system may send commands and messages to a processor in another GMM system. Means are provided by which one processor can address another specific processor in the system network or whereby one processor can address an "available" processor in a system designated under a system name, and the network will choose the processor which is "idle" or, if there is no idle processor available, will then choose a processor which is "not engaged", that is to say, a processor which when it finishes its currently scheduled activities, will then be available for processing of a received command and message.
REFERENCES:
patent: 3444525 (1969-05-01), Barlow et al.
patent: 3503048 (1970-03-01), Avsan et al.
patent: 3510844 (1970-05-01), Aranyi et al.
patent: 3544973 (1970-12-01), Borck, Jr. et al.
patent: 3768074 (1973-10-01), Sharp et al.
patent: 4077059 (1978-02-01), Coroi et al.
Bellamy Clifford J.
Besemer John O.
Burroughs Corporation
Cass Nathan
Heckler Thomas M.
Kozak Alfred W.
Peterson Kevin R.
LandOfFree
Selection of addressed processor in a multi-processor network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selection of addressed processor in a multi-processor network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selection of addressed processor in a multi-processor network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2234502