Memory access method and circuit in which access timing to a mem

Details Memory access method and circuit in which access timing to a mem Memory access method and circuit in which access timing to a mem

1990-09-14

1994-06-21

Harrell, Robert B.

Boots, shoes, and leggings

395800, 3649174, 364930, 364967, 3649674, 364DIG2, G06F 1200

Patent

active

053234880

ABSTRACT:
An access circuit and method for accessing a single memory having a plurality of access request sources, in which a minimum access time of the memory is adopted as a unit time, a time corresponding to a minimum possible waiting time of each of the plurality of access request sources is adopted as one period, and the period is set as a set of the unit times. The one period is equally divided into divided times in accordance with the number of the access request sources, and each divided time is equally allocated to a corresponding one of the access request sources as an access time therefor. The memory is accessed by the access request sources at every access time allocated to the access request sources. Also provided is a printer apparatus which includes a writing circuit for writing color component data, which represents an image of a plurality of colors, in a single memory in compressed form, a reading circuit for reading color component data of different colors out of respective ones of different addresses of the single memory independently and at predetermined time units, a plurality of decoding circuits for decoding the color component data of each color read out by the reading circuit into corresponding color image data, and an image forming unit for reproducing a corresponding color image based on the image data of each color from the plurality of decoding circuits.

REFERENCES:
patent: 4017841 (1977-04-01), Jensen
patent: 4454575 (1984-06-01), Bushaw et al.
patent: 4491916 (1985-01-01), Vallhonrat
patent: 4515462 (1985-05-01), Yoneda
patent: 4515487 (1985-05-01), Minami
patent: 4628311 (1986-12-01), Milling
patent: 4630193 (1986-12-01), Kris
patent: 4633434 (1986-12-01), Scheuneman
patent: 4669064 (1987-05-01), Ishimoto
patent: 4837634 (1989-06-01), Hisada
patent: 4853767 (1989-08-01), Sakai et al.
patent: 4931815 (1990-06-01), Sato et al.
patent: 4949247 (1990-08-01), Stephenson et al.
patent: 5060145 (1991-10-01), Scheuneman et al.

Affiliated with

Also associated with

Rating

Memory access method and circuit in which access timing to a mem does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory access method and circuit in which access timing to a mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory access method and circuit in which access timing to a mem will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2227028