Patent
1997-03-12
2000-09-05
Kriess, Kevin A.
G06F 506
Patent
active
061155489
ABSTRACT:
A method and apparatus for interfacing a serial data signal having an associated data clock signal to a circuit, which is clocked at a slightly higher local clock frequency, employs a D-type flip-flop to sample the data clock signal at the local clock frequency. Another D-type flip-flop stores the sample previous to that stored by the first flip-flop and on the basis of these two stored samples a decision is made as to which clock pulses of the local clock should be passed by a gate to form a modified clock signal. This modified clock signal is used to clock a third flip-flop which reads in the bits of the data signal. The modified clock signal can then be used to clock the data through a shift register so that it can be converted to a parallel format.
REFERENCES:
patent: 3980993 (1976-09-01), Bredart et al.
patent: 4390985 (1983-06-01), Fourcade et al.
patent: 4673979 (1987-06-01), Kabo et al.
patent: 4949361 (1990-08-01), Jackson
patent: 4970679 (1990-11-01), Tachibana
patent: 5040109 (1991-08-01), Bowhill et al.
Jafford, `Two IC's for Teletext Data Demodulation`, IEEE Transactions On Consumer Electronics, vol. CE-31, No. 3, Aug. 1985, pp. 278-282.
IEEE Transactions on Consumer Electronics, vol. CE-31, No. 3, Aug. 1985, New York, USA, Two IC's for Teletext Data Demodulation, pp. 278-282, J. L. Jaffard.
Donaldson Richard L.
Kempler William B.
Kriess Kevin A.
Texas Instruments Incorporated
LandOfFree
Method and apparatus for interfacing data signal and associated does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for interfacing data signal and associated , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for interfacing data signal and associated will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2221451