Boots – shoes – and leggings
Patent
1993-09-23
1995-01-03
Mai, Tan V.
Boots, shoes, and leggings
364760, G06F 752
Patent
active
053792440
ABSTRACT:
A multiplication processing device provided with a recoding circuit for dividing an M-digit number (M is a natural number), the radix of which is .UPSILON., into consecutive N-digit sets (N is a natural number equal to or less than M) and for calculating an intermediate sum S.sub.i and an intermediate carry C.sub.1 according to Z.sub.gi =C.sub.i .times..UPSILON..sup.N +S.sub.i (Z.sub.gi is the value of an ith set (i represents natural numbers equal to or greater than a predetermined number)) and for adding the intermediate sum S.sub.i corresponding to the ith set to an intermediate carry C.sub.i-1 corresponding to an (i-1)th set for each value of i and a selection circuit for selecting one of one or more numbers having the same format as that of the intermediate carry C.sub.i corresponding to the ith set and for outputting the selected number to the recoding circuit as the intermediate carry C.sub.i-1 corresponding to the (i-1)th set.
REFERENCES:
patent: 4807175 (1989-02-01), Tokumaru et al.
patent: 4864528 (1989-09-01), Nishiyama et al.
patent: 4868777 (1989-09-01), Nishiyama et al.
patent: 5036482 (1991-07-01), Saini
Miyoshi Akira
Taniguchi Takashi
Mai Tan V.
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Small-sized, low power consumption multiplication processing dev does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Small-sized, low power consumption multiplication processing dev, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Small-sized, low power consumption multiplication processing dev will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2216158