Method and apparatus for simulating a microelectric interconnect

Details Method and apparatus for simulating a microelectric interconnect Method and apparatus for simulating a microelectric interconnect

1992-05-29

1995-01-03

Teska, Kevin J.

Boots, shoes, and leggings

364489, 364578, G06F 1560

Patent

active

053792319

ABSTRACT:
A method and apparatus for simulating a microelectronic circuit or system includes the storing of a microelectronic circuit or system representation in a computer and then transforming the representation into an equivalent DC circuit containing resistive, capacitive and inductive elements. Then, a directed graph of the DC equivalent circuit is generated and a spanning tree is constructed therefrom. The spanning tree is then actually or virtually traversed to obtain multiple generations of circuit moments. The moments are then used to calculate the poles and residues for a given node and generate an approximate model of the circuit's transient response at that node. Moment shifting is used to provide for a stable approximate model. The actual residues corresponding to the coefficients of the time domain representation for the model can be calculated using the first q-1 moments. This constitutes a partial-Pade approximation.

REFERENCES:
patent: 4215420 (1980-07-01), Kassakian
patent: 4918643 (1990-04-01), Wong
patent: 5047971 (1991-09-01), Horwitz
patent: 5051911 (1991-09-01), Kimura et al.
patent: 5163015 (1992-11-01), Yokota
patent: 5187692 (1993-02-01), Haneda et al.
patent: 5191541 (1993-03-01), Lardman et al.
patent: 5313398 (1994-05-01), Rohrer et al.
D. F. Anastasakis et al., On the Stability of Moment-Matching Approximation in Asymptotic Waveform Evaluation, Proceedings 29th ACM/IEEE Design Automation Conference, Paper 13.2, Jun. 8-12, 1992, pp. 207-212.
John Y. Lee et al., Pole and Zero Sensitivity Calculation in Asymptotic Waveform Evaluation, IEEE Transactions on Computer-Aided Design, vol. 11, No. 5, May 1992, pp. 586-597.
Lawrence T. Pillage et al., AWEsim: Asymptotic Waveform Evaluation for Timing Analysis, 26th ACM/IEEE Design Automation Conference, Paper 38.4, 1989, pp. 634-637.
Lawrence T. Pillage et al., Asymptotic Waveform Evaluation for Circuits Containing Floating Nodes, Conference Proceedings from IEEE International Symposium on Circuits and Systems, 1990, pp. 613-616.
John W. Lee et al., Efficient Pole Zero Sensitivity Calculation in AWE, IEEE, 1990, pp. 538-541.
Xiaoli Huang, Pade Approximation of Linearized Circuit Responses, Ph.D. thesis, Carnegie Mellon University, Nov. 1990.
Pillage and Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis", IEEE Transactions on Computer-Aided Design, vol, 9, No. 4, pp. 352-366, Apr., 1990.
Huang, Raghavan and Rohrer, "AEWsim: A Program for the Efficient Analysis of Linear(ized) Circuits", Internat'l. Conference on Computer-Aided Design, pp. 534-537, Nov., 1990.
Ratzlaff, Gopal and Pillage, "RICE: Rapid Interconnect Circuit Evaluator", Proceedings of 28th ACM/IEE Design Automation Conference, Jun., 1991.
Gopal, Ratzlaff and Pillage, "Constrained Approximation of Dominant Time Constant(s) in RC Circuit Delay Models", Proceedings of 13th IMACS World Congress on Computation and Applied Mathematics, Jul. 22-26, 1991.

Affiliated with

Also associated with

Rating

Method and apparatus for simulating a microelectric interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for simulating a microelectric interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for simulating a microelectric interconnect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2216024