Interrupt controller optimized for power management in a compute

Details Interrupt controller optimized for power management in a compute Interrupt controller optimized for power management in a compute

1996-10-09

1998-06-09

Ray, Gopal C.

Boots, shoes, and leggings

364707, 395733, 395728, 395868, G06F 132, G06F 1324

Patent

active

057650039

ABSTRACT:
An interrupt controller includes an interrupt request register for receiving interrupt requests from various peripherals or I/O devices via a set of request lines. A priority resolver is further provided for comparing the priority level of the interrupt lines, latching the lower priority requests in a stand-by mode, and directing servicing of the highest priority level. An in-service register is provided for storing the identification of any request line that is being serviced by the microprocessor. In one embodiment, a set of signal lines are coupled between the in-service register and external terminals of the integrated circuit on which the interrupt controller is fabricated. A power management unit may be coupled to the external pins of the integrated circuit and thereby receives real-time information regarding an interrupt request that is currently being serviced and regarding interrupt service routines that have completed. Using this information, the power management unit advantageously stops unused clock signals and/or removes power from inactive circuit portions when an interrupt routine completes without having to estimate the time of completion. By accurately stopping unused clock signals and removing power, a reduction in the overall power consumption of the computer system can be attained.

REFERENCES:
patent: 3999165 (1976-12-01), Kita et al.
patent: 4161787 (1979-07-01), Groves et al.
patent: 4851987 (1989-07-01), Day
patent: 5101497 (1992-03-01), Culley et al.
patent: 5163146 (1992-11-01), Antangitis et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5189647 (1993-02-01), Suzuki et al.
patent: 5237692 (1993-08-01), Raasch et al.
patent: 5317747 (1994-05-01), Mochida et al.
patent: 5361392 (1994-11-01), Fourcroy et al.
patent: 5392435 (1995-02-01), Masui et al.
patent: 5410708 (1995-04-01), Miyamori
patent: 5506997 (1996-04-01), Maguire et al.
patent: 5530891 (1996-06-01), Gephardt
Russo, A.P., "The AlphaServer 2100 I/O Subsystem", Digital Technical Journal, Summer 1994, vol. 6, No. 3, ISSN 0898-901x, pp. 20-28, XP 000575573.
Rosenfeld, P., et al., "Bring PC Compatibility to the Intel 80C186", Electronic Design, vol. 37, No. 19, 14 Sep. 1989, pp. 93-96, 99, 101, 103, XP000065700.

Affiliated with

Also associated with

Rating

Interrupt controller optimized for power management in a compute does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interrupt controller optimized for power management in a compute, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt controller optimized for power management in a compute will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2214147