Processor subsystem for use with a universal computer architectu

Details Processor subsystem for use with a universal computer architectu Processor subsystem for use with a universal computer architectu

1996-07-03

1998-06-09

Harvey, Jack B.

395293, 395307, 395308, G06F 1576

Patent

active

057649340

ABSTRACT:
A processor subsystem includes a processor and a bus bridge conversion device for insertion into a slot of a host computer system. The processor operates according to a signaling protocol which is different than the signaling protocol of the computer system bus. The bus conversion device converts the signaling protocol of the system bus to the signaling protocol of the processor, and vice-versa. The bus conversion device includes logic for bus arbitration conversion, bus lock conversion, and cache coherency control. Logic is also included that converts incoming and outgoing requests so that the card may properly transact with other agents coupled to the bus.

REFERENCES:
patent: 4839797 (1989-06-01), Katori et al.
patent: 5297272 (1994-03-01), Lu et al.
patent: 5412795 (1995-05-01), Larson
patent: 5490279 (1996-02-01), Golbert et al.
patent: 5515514 (1996-05-01), Dhuey et al.
patent: 5555510 (1996-09-01), Verseput et al.
patent: 5581782 (1996-12-01), Sarangdhar et al.
patent: 5586270 (1996-12-01), Rotier et al.

Affiliated with

Also associated with

Rating

Processor subsystem for use with a universal computer architectu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor subsystem for use with a universal computer architectu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor subsystem for use with a universal computer architectu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2212951