Boots – shoes – and leggings
Patent
1992-01-30
1993-02-23
Mai, Tan V.
Boots, shoes, and leggings
364786, G06F 750
Patent
active
051896354
ABSTRACT:
A digital data processing circuit includes an adder circuit supplied with input data in a time-division multiplexed manner over a plurality of signal lines. The adder circuit is capable of executing additions at an optimum processing speed depending on the rate of the input data, and has a reduced circuit scale. The digital data processing circuit includes a 2-input data selector, a first register, a first full adder for supplying a carry output through the first register to one input terminal of the 2-input data selector, a second register, and a second full adder for supplying a carry output through the second register to the other input terminal of the 2-input data selector. The first and second full adders have input terminals for receiving first and second data supplied in a time-division multiplexed manner. The 2-input data selector is controlled to select the supplied carry outputs for producing the sum of the first and second data as sum outputs from the first and second full adders.
REFERENCES:
patent: 4241413 (1980-12-01), Hunt
patent: 4766565 (1988-08-01), Bechade et al.
patent: 4839848 (1989-01-01), Peterson et al.
patent: 5084834 (1992-01-01), Hartley et al.
Mai Tan V.
Sony Corporation
LandOfFree
Digital data processing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital data processing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital data processing circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2211307