Image analysis – Applications – Motion or velocity measuring
Patent
1996-03-27
1998-06-09
Chang, Jon
Image analysis
Applications
Motion or velocity measuring
382236, 382304, G06T 720
Patent
active
057647879
ABSTRACT:
Consecutive pixel values are loaded into the fields of a register. The data stored in the register is then transformed by operating on the register with one or more instructions that treat multiple pixel values as if they were single values. In a preferred embodiment, subsampled motion estimation processing is implemented on SIMD architecture. Values for consecutive pixels are loaded into the 8-bit fields of a SIMD register with a single byte-based SIMD load instruction. The contents of the register are then processed by applying one or more word-based SIMD instructions to the register which treat the data in the registers as 16-bit values. This word-based processing preferably results in sums of squares of differences between reference and target pixels used in motion estimation processing. Although the byte-based SIMD load instruction loads unwanted pixels (i.e., those pixels not selected for subsampled motion estimation processing) along with the desired pixels, the subsequent word-based SIMD processing treats the unwanted pixels as low-order bits of the desired pixels. The squares of differences may have errors, but the magnitudes of the errors are insignificant compared to the overall block comparison values and, as such, produce negligible if any affect on the selection of reference blocks during motion estimation processing.
REFERENCES:
patent: 4775952 (1988-10-01), Danielson et al.
patent: 4972495 (1990-11-01), Blike et al.
patent: 5253308 (1993-10-01), Johnson
patent: 5475856 (1995-12-01), Kogge
patent: 5493514 (1996-02-01), Keith et al.
patent: 5535288 (1996-07-01), Chen et al.
patent: 5566250 (1996-10-01), Coelho
patent: 5625713 (1997-04-01), Allen et al.
Liu et al. "New Fast Algorithms for the Estimation of Block Motion Vectors." IEEE Transactions on Circuits and Systems for Video Technology, vol. 3, No. 2, pp. 148-157, Apr. 1993.
Wu et al. "A VLSI Motion Estimator for Video Image Compression." IEEE Transactions on Consumer Electronics, vol. 39, No. 4, pp. 837-846, Jun. 1993.
Toyokura et al. "A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipeline Architecture for MPEG2 CODEC." IEEE Journal of Solid-State Circuits, vol. 29, No. 12, pp. 1474-1481, Dec. 1994.
Chang Jon
Intel Corporation
LandOfFree
Multi-byte processing of byte-based image data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-byte processing of byte-based image data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-byte processing of byte-based image data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2210973