Topography for integrated circuits pattern recognition array

Details Topography for integrated circuits pattern recognition array Topography for integrated circuits pattern recognition array

1979-05-30

1981-06-23

Boudreau, Leo H.

Communications: electrical

Digital comparator systems

235456, 235463, G06K 714

Patent

active

042753805

ABSTRACT:
An integrated circuit for sequentially receiving a plurality of digital character words produced in response to optical scanning of a bar coded label and a plurality of corresponding binary signals representing, respectively, validity, scanning direction, and timing of the digital character words includes first, second, third, and fourth sequentially located edges forming a rectangle. The integrated circuit includes input circuitry for receiving the digital character words and corresponding binary signals and further includes twelve shift registers for storing predetermined ones of the digital character words. Four frame counters and associated control circuitry responsive to the binary signals and the character words steer the incoming character words to predetermined ones of the shift registers. The integrated circuit outputs formatted character words to a digital processor system. A command decoder receiving commands from a digital processor system controls the outputting of valid, properly formatted digital character words from predetermined ones of the shift registers in response to an interrupt signal produced when a properly formatted character word is contained in one of the shift registers. The input circuitry is generally located adjacent the corner formed by the third and fourth edges. The frame counters and associated control circuitry are generally located substantially closer to the fourth edge than to the second edge. The twelve groups of shift registers are generally located between the frame state counters with their associated control circuitry and the second edge. The command decode circuitry is located adjacent the second edge.

REFERENCES:
patent: 3806706 (1974-04-01), Hasslinger et al.
patent: 3811033 (1974-05-01), Herrin et al.
patent: 4048617 (1977-09-01), Neff
patent: 4059225 (1977-11-01), Maddox
patent: 4108368 (1978-08-01), Dobras
patent: 4140271 (1979-02-01), Nojiri et al.
patent: 4147295 (1979-04-01), Nojiri et al.

Affiliated with

Also associated with

Rating

Topography for integrated circuits pattern recognition array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Topography for integrated circuits pattern recognition array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Topography for integrated circuits pattern recognition array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2210725