Excavating
Patent
1994-06-21
1997-03-25
Ramirez, Ellis B.
Excavating
371 226, 324765, 324523, G01R 3102
Patent
active
056152167
ABSTRACT:
A first test circuit is connected to one end of a first wiring line, and a second test circuit is connected to one end of a second wiring line. The second wiring line serves as a data bus. N-channel MOS transistors, connected in series, are provided between the first and second wiring lines and located below a third wiring line. The transistors are set in a conductive state by a gate control signal from a test control circuit in a test mode, and are set in an OFF state in a normal operation mode. In the normal operation mode, the capacitance between the first and second wiring lines is small and does not adversely affect the operation speed of an integrated circuit.
REFERENCES:
patent: 3758761 (1973-09-01), Henrion
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4801869 (1989-01-01), Sprogis
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 5072175 (1991-12-01), Marek
patent: 5083083 (1992-01-01), El-Ayat
patent: 5290734 (1994-03-01), Boardman et al.
patent: 5361033 (1994-11-01), Houston
patent: 5362676 (1994-11-01), Gordon et al.
patent: 5365165 (1994-11-01), El-Ayat et al.
patent: 5365167 (1994-11-01), Tanaka et al.
patent: 5373509 (1994-12-01), Katsura
Kabushiki Kaisha Toshiba
Kemper M.
Ramirez Ellis B.
LandOfFree
Semiconductor integrated circuit including test circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit including test circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit including test circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2210237