Boots – shoes – and leggings
Patent
1994-11-07
1996-08-06
Mai, Tan V.
Boots, shoes, and leggings
G06F 752
Patent
active
055440843
ABSTRACT:
A multiplier has an arithmetic unit for multiplying an N-bit multiplicand stored in a second register by an M-bit multiplier stored in a first register according to the Booth's algorithm, and a third register for holding a result or product produced by the arithmetic unit. The first, second, and third registers, and the arithmetic unit are disposed on one substrate surface. The third register is disposed between the arithmetic unit and the second register. The second register is disposed between the third register and a fourth register. The result or product is transferred from the third register directly to the second register or the fourth register, and given as a multiplicand repeatedly to the second register to repeat a multiplication. Since the second and third registers are disposed adjacent to each other, wires required for giving the multiplicand repeatedly to the second register are made shorter.
REFERENCES:
patent: 4646257 (1987-02-01), Essig et al.
patent: 5291431 (1994-03-01), Ho et al.
patent: 5465226 (1995-11-01), Goto
Krahl, et al., "Schnelles1.sup.2 L-Multiplizer--und Dividierfeld", 2421 Radio Fernsehen Elektronik, V29 N3, 1980, Berlin DE, pp. 150-154.
Anderson, et al., "A CMOS LSI 16x16 Multiplier/Multiplier Accmulator", IEEE International Solid State Circuits Conference, V25, Feb. 1982, pp. 124-125, 308.
Mai Tan V.
NEC Corporation
LandOfFree
Multiplier composed of integrated semiconductor circuit occupyin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplier composed of integrated semiconductor circuit occupyin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplier composed of integrated semiconductor circuit occupyin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2196801