Boots – shoes – and leggings
Patent
1994-02-03
1996-02-06
Kim, Ken S.
Boots, shoes, and leggings
364578, 364802, 3642643, 364DIG1, 371 71, G06F 1126
Patent
active
054902665
ABSTRACT:
A logic simulator for optimal configurability of combinatorial and sequential logic circuits in a simulated behavioral form. The present invention contains process oriented functional blocks with event posting to eliminate unnecessary evaluations in logic simulation. Also, the present invention manages a process to logic signal(s) and logic signal to process(s) sensitivity relationship(s) which reduces the traditional overhead of event scheduling and stabilization. The processing logic of the preferred embodiment is operably disposed within the random access memory and executed by the processor of a computer system. Upon activation of the present invention and initialization of all signals, a test is performed to determine if the logic network being simulated is in a stable condition. If the logic network is not stable, a loop is initiated for propagating signals and updating signal states throughout the logic network. Once the logic is propagated, the new state for all signals for which a state transition has occurred is set. Once the new states of signals have been set, a test is performed to determine if a new state has been encountered. A loop continues as long as signals transition to a new state. When a new state is not encountered, but the logic network has still not stabilized, a new state is forced and a new loop iteration is initiated. These loop iterations continue until the logic network stabilizes and simulation processing terminates.
REFERENCES:
patent: 4677587 (1987-06-01), Zemany, Jr.
patent: 4725975 (1988-02-01), Sasaki
patent: 4775950 (1988-10-01), Terada et al.
patent: 4782440 (1988-11-01), Nomizu et al.
patent: 4918594 (1990-04-01), Onizuka
patent: 4918643 (1990-04-01), Wong
patent: 4922445 (1990-05-01), Mizoue et al.
patent: 4937770 (1990-06-01), Samuels et al.
patent: 4945503 (1990-07-01), Takasaki
patent: 5051911 (1991-09-01), Kimura et al.
patent: 5051941 (1991-09-01), Takamine
patent: 5053980 (1991-10-01), Kanazawa
patent: 5062067 (1991-10-01), Schaefer et al.
patent: 5081601 (1992-06-01), Eirikasson
patent: 5384720 (1995-01-01), Ku et al.
Altera Corporation
Kim Ken S.
LandOfFree
Process oriented logic simulation having stability checking does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process oriented logic simulation having stability checking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process oriented logic simulation having stability checking will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2181612