Metal treatment – Compositions – Heat treating
Patent
1979-02-26
1980-08-12
Dean, R.
Metal treatment
Compositions
Heat treating
148187, 357 23, 357 44, 357 91, H01L 21263, H01L 754, H01L 21225
Patent
active
042171490
ABSTRACT:
A semiconductor substrate of an N type is formed partially of a well region of a P type by means of a first ion implantation process, then subjected to selective diffusion to form source and drain regions of a P type on the surface of the original substrate, whereby a first insulated gate field effect transistor is formed, and further subjected to selective diffusion to form source and drain region of an N type in the well, whereby a second insulated gate field effect transistor is formed. The semiconductor device is then subjected to a second ion implantation process such that an impurity of an N type is simultaneously ion implanted in the substrate surface surrounding at least the first field effect transistor and the channel region of the second field effect transistor, and is then subjected to formation of an insulation film such that a thick insulation film is formed on the surface of the original substrate and the well, while a thin gate insulation film is formed on the channel regions of the first and second field effect transistors. Then the device is further subjected to a third ion implantation process such that an impurity of a P type is ion planted to the channel regions of the first and second field effect transistors through the thin gate insulation films.
REFERENCES:
patent: 3806371 (1974-04-01), Barone
patent: 4013484 (1977-03-01), Boleky et al.
patent: 4016594 (1977-04-01), Shappir
patent: 4033797 (1977-07-01), Dill et al.
patent: 4035207 (1977-07-01), Meusburger et al.
patent: 4045250 (1977-08-01), Dingwall
patent: 4046606 (1977-09-01), Lambert
patent: 4074301 (1978-02-01), Paivinen et al.
patent: 4104784 (1978-08-01), Klein
patent: 4108686 (1978-08-01), Jacobus, Jr.
patent: 4139402 (1979-02-01), Steinmaier et al.
patent: 4151635 (1979-05-01), Kashkogli et al.
Dean R.
Fasse W. G.
Gould D. F.
Roy Upendra
Sanyo Electric Co,. Ltd.
LandOfFree
Method of manufacturing complementary insulated gate field effec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing complementary insulated gate field effec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing complementary insulated gate field effec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2181210