Non-etch back SOG process using a metal via stud

Details Non-etch back SOG process using a metal via stud Non-etch back SOG process using a metal via stud

1996-04-08

1997-06-17

Bowers, Jr., Charles L.

Fishing, trapping, and vermin destroying

437190, 437192, 437194, 156643, H01L 2144, H01L 2148

Patent

active

056396929

ABSTRACT:
A process has been developed in which planar, multilevel metallizations, are used to fabricate semiconductor devices. The process features initially forming tall, narrow metal via stud structures, and filling the spaces between the metal via stud structures with a planarizing layer of a composite dielectric, which includes a spin on glass layer. The composite dielectric was deposited by initially using a non-porous, silicon oxide layer, followed by the planarizing spin on glass layer. Therefore metal via fills will interface the non-porous, silicon oxide layer.

REFERENCES:
patent: 4410622 (1983-10-01), Dalal et al.
patent: 4670091 (1987-06-01), Thomas et al.
patent: 4917759 (1990-04-01), Fisher et al.
patent: 4954423 (1990-09-01), McMann et al.
patent: 5132775 (1992-07-01), Brighton et al.
patent: 5312512 (1994-05-01), Allman et al.
patent: 5354713 (1994-10-01), Kin et al.
patent: 5436199 (1995-07-01), Brighton

Affiliated with

Also associated with

Rating

Non-etch back SOG process using a metal via stud does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-etch back SOG process using a metal via stud, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-etch back SOG process using a metal via stud will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2157555